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SUMMARY 
The overall objective of this work is to apply novel gate materials for the 
performance enhancement of flash memory devices, including both floating gate-type 
flash memory devices and SONOS-type flash memory devices. These attempts could be 
of practical value for flash memory devices, especially in improving the operation speed 
and data retention. 
 A novel floating gate engineering scheme using carbon doped polysilicon floating 
gate is proposed to overcome the scaling barrier for floating gate-type flash memory 
devices.  It has been found that incorporating carbon into conventional n+ polysilicon 
floating gate will be able to significantly improve the program/erase speed, especially for 
devices with small coupling ratio (~0.3), which is the bottleneck for sub 30 nm flash 
memory technology. The data retention of such devices is also improved. All these 
improved properties originate from the increased conduction band offset of the floating 
gate caused by the incorporation of carbon. The formation of silicon carbide nano-
structure is responsible for the band structure change. Adoption of the carbon doped 
polysilicon floating gate will result in little process modification to the current technology, 
and is an effective and simple solution for floating gate-type flash memory scaling.  
In the advanced SONOS-type flash memory devices, the application of high 
dielectric constant materials as the blocking oxide attracts much research interest. The 
feasibility of a novel rare earth high-κ material, Gd2O3, as the potential candidate for the 
blocking layer application in SONOS-type flash memory devices is evaluated. The 
material properties of Gd2O3, including deposition method, leakage current performance, 
Summary  iii 
crystal information as well as the band structure have been studied systematically. 
Control of the crystal structure of Gd2O3 has been found to be the key point for a high 
quality dielectric film. SONOS transistors with Gd2O3 blocking layer exhibits superior 
performance over those with Al2O3 blocking layer in several aspects such as 
program/erase speed, room temperature retention, etc.  
Experimental results have demonstrated that Gd2O3 is a favorable blocking oxide 
candidate except that the retention after cycling remains problematic. Doping of Al into  
pure Gd2O3 is proposed for the robust data retention after cycling, since the increase in 
the conduction band offset is always an effective method to block the electron leakage, 
both for room temperature and high temperature retention. The optimized Al 
concentration needs to be carefully considered to balance all the following factors: 
dielectric constant, conduction band offset, film morphology as well as memory 
characteristic. All those questions will be well addressed in Chapter 4. The use of 
GdAlOx doped with 35% Al results in superior memory performance over those using 
Al2O3 blocking layers, and this material could be a promising candidate for the future 
blocking oxide material. 
In Chapter 5, structure optimization of SONOS cell with 35% Al incorporated 
GdAlOx blocking oxide is discussed. The study focuses on the relationship between the 
blocking layer thickness and long term retention reliability at room temperature, after 
program/erase cycles and at elevated temperature. A novel leakage current separation 
technique will be applied to differentiate the leakage components in SONOS memory in 
order to improve the retention effectively. Charge leakage mechanisms for SONOS-type 
flash memory devices will be discussed in this chapter as well.  
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1. 1 Semiconductor Memory Comparison 
 
Complementary metal-oxide-semiconductor (CMOS) memories, which generate 
significant profit on investment, are widely used in personal computers, cellular phones, 
digital cameras, smart-media, networks, automotive systems as well as global positioning 
systems. The increasing need to access data everywhere at any time is requiring that data 
processing have higher speed and larger capacity than before. These changes together 
with the expansion of applications, such as networking devices and mobile products have 
a direct impact on the semiconductor memory market. In the past few years, 
semiconductor memory occupied above 20% of the total semiconductor market and this 
percentage will increase continuously and aim towards 30% in the near future, as shown 
in Fig. 1.1.1 [1].   It is estimated that on average, each person will use 480 MB memory 
by the year 2010 [2]. 
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Fig. 1.1.1: Revenues of semiconductor market versus year. The top line is the memory 
percentage of the total market. The semiconductor memory occupies more than 20% 
of the total semiconductor market [1]. 
 
 
Fig. 1.1.2: Organization of semiconductor memory devices [3]. 
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CMOS memories can be divided into two categories as shown in Fig.1.1.2. One is 
Random Access Memories (RAMs), which are volatile, i.e., they lose the stored 
information once the power supply is switched off. The other type is called Read Only 
Memories (ROMs), which are nonvolatile, i.e., the stored information still remains even 
after the power supply is switched off. . 
The RAM contains two major groups: Static Random Access Memory (SRAM) 
and Dynamic Random Access Memory (DRAM). One of the most important features for 
both DRAM and SRAM is low-voltage and low-power application. The DRAM uses a 
MOS capacitor and a transistor as a memory unit (cell). DRAM has much faster 
program/read speed with very low operating voltage, while flash memory needs 1 us to 1 
ms program time and high program voltage [4]. Unfortunately, DRAM is a volatile 
memory. The data retention time is about 100 ms in DRAM while it is 10 years in flash 
memory. The only way that DRAM memory cell does not lose the information is by 
periodically reading the data and rewriting the same data before the information is 
completely lost. This operation is called “Refresh” and is an important feature of the 
DRAM. It poses a tremendous challenge to the goal of lowering the power consumption. 
Furthermore, the size of a DRAM cell is larger than that of a flash memory cell. Scaling 
down the DRAM cell size is difficult due to the large capacitor required to store data. 
An SRAM cell is a bi-stable transistor flip-flop, or two inverters connected back 
to back. It is used as a cache memory in personal computers since it offers the fastest 
write/read (8 ns) speed among all memories. However, a single SRAM cell consists of 6 
transistors (6T), so SRAM chip density is very low, although 4T SRAM cell have been 
demonstrated [5].  
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The nonvolatile memory, as shown in Fig. 1.1.2, includes Mask Read Only 
Memory and Programmable Read Only Memory, like Electrically Programmable Read 
Only Memory (EPROM), Electrically Erasable and Programmable Read Only Memory 
(EEPROM), or Flash Memory. Those memories are able to keep the data content without 
a power supply. 
 
 
Fig. 1.1.3: The Programmable ROMs qualitative comparison in the flexibility–cost 
plane. A common feature of Programmable ROMs is to retain the data even without 
power supply [6]. 
 
The Mask ROM is programmed when it is manufactured at the factory with a 
special mask [3]. The Programmable ROM families can be qualitatively compared in 
terms of flexibility and cost as shown in Fig. 1.1.3. The EPROM is a reprogrammable 
memory device can be erased by an ultraviolet light source and programmed by a voltage 
pulse. It offers a relative low cost; however a low flexibility as well since it is not 
electrically erasable. On the other hand, although the EEPROM, for which each single 
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byte is electrically erasable and programmable, has great flexibility, it is also more 
expensive, since it occupies larger areas. The flash memory device, which is quite similar 
to EEPROM except that flash memory is erased in blocks instead of individual erase, 
offers best compromise between cost and complexity. The flash memory cell has the 
smallest cell size (one transistor per cell) with a very good flexibility (it can be 
electrically written more than 100, 000 times, with individual byte programming and 
block erasing) [7]. All those unique features lead to an explosive growth of the flash 
memory market in recent years, either for high density data storage purpose or with fast 
random access for code execution. 
 
 
1. 2 Floating Gate-Type Nonvolatile Memory Devices 
 
1. 2. 1 Operation Principle  
       
                                  (a)                                                                                 (b) 
Fig. 1.2.1: (a) Schematic cross section of a floating gate–type flash memory transistor. 
A flash memory transistor is a MOSFET transistor consisting of a tunnel oxide (SiO2), 
Floating Gate (n+ polysilicon), Inter-poly Dielectric (SiO2/Si3N4/SiO2), and a Control 
Gate (n+ polysilicon). (b) Schematic diagram illustrating the program and erase 
operation of a flash memory cell.    
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Figure 1.2.1 (a) shows a schematic cross section diagram of a floating gate-type 
flash memory transistor. The floating gate-type flash memory cell is as simple as a 
MOSFET transistor except that there is a Floating Gate (FG) inserted between two 
dielectric layers. It consists of a tunnel oxide (SiO2), Floating Gate (n+ polysilicon), 
Inter-poly Dielectric (SiO2/Si3N4/SiO2), and a Control Gate (n+ polysilicon). The 
potential on the upper gate, Control Gate (CG), controls the current flow between the 
source and drain of the transistor. A sufficient high gate voltage will enable the electrons 
to overcome the barrier between the silicon substrate and tunnel oxide and tunnel into the 
FG. The FG is sandwiched between two dielectric layers, the tunnel oxide and the inter-
poly dielectric (IPD), and acts as a potential well for the electrons to stay. Charge on the 
FG will remain on the gate for a very long time in the absence of external stimuli to 
remove it.  
Figure 1.2.1 (b) illustrates the program/erase operation of a floating gate-type 
flash memory cell. There are two major mechanisms to charge the floating gate: injection 
of highly energetic carrier over the barrier (Hot Electron Injection) or tunneling of 
carriers through a barrier that has been modified by the electric field (Fowler-Nordheim 
Tunneling). Since the memory devices discussed in this thesis are NAND Flash 
memories which explore Fowler-Nordheim (F-N) Tunneling program, the program 
mechanism via F-N tunneling will be studied in detail.   
The F-N tunneling is a quantum-mechanical process in which an electron passes 
from the conduction of one silicon region to that of another silicon region through a 
triangular energy barrier induced by the high electric field.  F-N tunneling current is 
adequate enough for memory devices to inject electrons into the floating gate or push 
electrons out of the floating gate. As shown in Fig. 1.2.1 (b), during the program state, a 
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large control gate bias (~ 18 – 20 V) is applied, the potential barrier of silicon dioxide is 
distorted and the barrier to a substrate electron tunneling into the FG conduction band in 
the oxide is reduced. A large amount of electrons hence are programmed into the FG. The 
threshold voltage of the MOSFET will change accordingly due to the presence of the 
excess electrons confined in the FG. The shift in the threshold voltage could be expressed 
as:    
0 /T T T FCV V V Q CΔ = − = −Δ          (1.1) 
Where 
 QΔ  is the amount of charges injected 
 0TV  is the threshold voltage when QΔ = 0 
 TV  is the threshold voltage when a net charge QΔ is stored in the FG 
FCC  is the capacitance between floating gate and control gate [8] 
 The state of higher threshold voltage after program is referring to the “0”state as 
shown in Fig. 1.2.1 (b). The erase case could be analyzed in a similar manner.  Apply 
either a sufficient large negative voltage at the gate or a positive gate voltage at the 
substrate to cause the FG electrons to inject back to the substrate. The threshold voltage 
of the MOSFET would be reduced to some lower value, which is referring to the “1” 
state.  The read operation of a flash memory cell is achieved by applying a sense voltage 
which is in-between 0TV  and TV . The memory state can be determined by the measured 
current level, as shown in Fig. 1.2.2 [1]. As the memory technology moves from single 
bit operation to multi-bit operation, e.g. 2 bit per cell, a large memory window is required 
to have split Vth values to differentiate various states. 
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Fig. 1.2.2:  I–V curves of a FG device when there is no charge stored in the FG (curve 
on the left) and when a negative charge Q is stored in the FG (curve on the right). The 
read operation of a memory cell involves applying a reading voltage in between VT0  
and VT. 
                            
                               (a)                                                                             (b) 
Fig. 1.2.3: Flash memory architecture of (a) NAND and (b) NOR flash. 
 
When thousands of flash memory cells are connected together, they will form 
array structure. The flash memory architecture can be clarified into two major groups: 
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NAND Flash and NOR Flash as shown in Fig. 1.2.3. NAND Flash uses F-N tunneling 
current for both program and erase, while NOR Flash uses Channel Hot Electron 
Injection for program and F-N for erase.  
As shown in Fig. 1.2.3 (a), the NAND architecture sandwiches a number of 
memory transistors (16 or 32) in series. These transistors all share a common source and 
a common drain; hence the effective area for drain and source per memory transistor is 
significantly reduced. As a result, NAND has the smallest cell size among current 
semiconductor memories. NAND flash features high cell density, high capacity, fast 
program and erase rates, and easiness for scaling down, which is mainly used for mass 
data storage, whereas the NOR flash is for code storage. Since the NOR architecture is 
having individual connection to each source and drain as shown in Fig. 1.2.3 (b), which 
gives random access and byte write capability.   
 
 
1. 2. 2 Floating Gate-Type Flash Memory Scaling  
 
Flash memory application has seen explosive growth in recent years and this trend 
is likely to continue because new demanding applications are constantly arising. Despite 
the rapid growth, both NOR and NAND flash memories face steep technology challenges 
when further scaling into sub-32 nm node. The scaling limitation for NAND flash 
memories lies in several aspects, namely:  
(1) Thickness scaling limitation for tunnel oxide and IPD layer.  
(2) Insufficient coupling ratio to maintain the program/erase window. 
(3) Increased cell interference through capacitive coupling.  
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(4) Reduction of the number of stored electrons in the FG. 
 Those four major challenges limit the continuously scaling of NAND flash 
memories stated by the Moore’s Law. Each of those aspects will be evaluated in detail in 
the following section.  
1. Thickness scaling limitation for tunnel oxide and IPD layer.  
 The thickness of the tunnel oxide and IPD layer dominate program/erase speed 
and the amount of read current for a nonvolatile memory cell transistor. A thinner oxide 
enables faster operation speed, and is also beneficial for multi-level operation. However, 
the reliability requirement sets the fundamental scaling limit for the tunnel oxide and IPD 
layer. Many research reports show that tunnel oxide with thickness ≥ 8 nm can be 
relatively leak free because a single defect in the oxide is insufficient to provide a leakage 
path [9, 10]. However, a tunnel oxide that is less than 8 nm thick is prone to the defect-
assisted leakage, which is evidenced by the severely increased SILC leakage current [11, 
12].  
 The limitation factors for the ONO IPD layer are the charge retention capability, 
especially at elevated temperature, the threshold voltage stability, as well as the charge 
trapping behavior [13, 14]. Thus, without introducing a high-κ IPD layer, it is only 
applicable to scale down the effective ONO layer thickness to be around 13 nm for 
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2. Insufficient coupling ratio to maintain the program/erase window.  
In flash memory devices, the true gate (control gate, or Word Line) controls the 
channel indirectly. The degree, which the control gate controls the channel is indicated by 
the gate coupling ratio, defined as  
FSFCg CC /=α         (1.2) 
Where   
FCC  is control gate to floating gate capacitance 
  FSC  is total floating gate to source, drain and substrate capacitance.  
gα  represents the ratio of the voltage drop across the tunnel oxide out of the total 
applied control gate voltage. gα  should be large enough so that the voltage drop across the 
tunneling oxide is large enough to achieve high charge exchange speed between the floating 
gate and channel. Meanwhile, gα can’t be too large, considering the impact of charges in 
floating gate is inversely proportional to FCC , i.e., 0 /T T T FCV V V Q CΔ = − = −Δ . The range of 
gα is kept to be 0.6-0.7 for the optimum program/erase performance. 
For the planar device, it is impossible to achieve a coupling ratio which is greater 
than 0.5 [10]. Therefore, in the word line direction, the control gate wraps around the 
floating gate to geometrically increase FCC .  From 256 Mbit NAND Flash memory 
onwards, the industry has adopted a Self-Aligned Shallow Trench Isolation (SA-STI) 
technology [18], as shown in Fig. 1.2.4. 
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                             (a) Word-line direction                                      (b) Bit-line direction 
Fig. 1.2.4: Schematic diagram showing the SA-STI cell in the (a) Word line direction 
and (b) Bit-line direction [19]. 
 
Fig. 1.2.5: Comparison of coupling ratio between the control gate (poly 2) and floating 
gate (poly 1) between 65 nm and 45nm technology node. As the space between the 
adjacent cells decreases from 60 - 80 nm to 40 - 60 nm, the gate coupling ratio is 
decreased accordingly. This is due to decreased overlap area between the floating gate 
and control gate [20]. 
 
 The SA-STI technology results in extremely small cell size with high packing 
density and good cell reliability. In this architecture, part of gα  comes from the overlap 
area of floating gate and control gate along the sidewalls, as shown in Fig. 1.2.4 [5]. 
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However, this part will become difficult when two adjacent floating gates are too close 
beyond 45 - 40 nm technology generation as shown in Fig. 1.2.5. This leads to a drastic 
drop of coupling ratio to about 0.3-0.4 [16, 20, 21], which is a serious drawback for the 
multi-level operation. Without new innovative structures or introducing new materials, 
there is little chance to further scale down the NAND flash memory cell. 
3. Increased cell interference through capacitive coupling. 
In the current flash memory technology, the FG is completely self-aligned to the 
active area as shown in Fig 1.2.4. The coupling ratio between CG and FG is obtained by 
the inter-poly ONO layer, covering the top and side wall of the FG. On the other hand, 
uncovered sidewall of the FG is weekly coupled between adjacent FG-FG, as illustrated 
in Fig. 1.2.6.  As the cell integration density is increased, NAND flash memory cell 
suffers from increased parasitic capacitance between the cells and it generates serious 
problems in the multi-level operation. When the adjacent cells are programmed, the Vth 
of the unprogrammed cell will be modulated through capacitive coupling.  As the design 
rule becomes small, the Vth modulation grows influentially. To overcome the FG-FG 
coupling noise, it is important to reduce the FG thickness. Fig. 1.2.7 shows the 
dependence of the Vth modulation on the FG thickness [22]. The thinner the FG, the 
smaller the Vth modulation as the parasitic capacitance decreases.     
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Fig. 1.2.6: Vth modulation due to the FG-FG coupling interference. The program state 
threshold voltage shifts due to the program of the adjacent cell. The insert in the plot 
shows two adjacent flash memory cells in the world line direction. The parasitic 
capacitor is clearly shown [23]. 
 
 
Fig. 1.2.7: The dependence of threshold voltage modulation phenomenon on the 
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4. Reduction of the number of stored electrons in the FG 
Figure 1.2.8 shows the stored number of electrons in the FG cell, which is 
estimated as a function of the technology node. As illustrated in this figure, as the 
dimensions of flash memories are scaled down, the number of electrons representing one 
bit dramatically reduces for each NAND flash generation [23, 24]. Note that the use of 
multi-bit cell memory technology will result in an even more reduced number of 
electrons per bit. For example, FG multi-level operation cell of beyond 35nm node has 
only less than 50 electrons. In such cases, even the loss of a single electron will cause the 
Vth instability, which puts more stringent requirement on the charge retention. Moreover, 
in such few electron device, control of the electron location also becomes important. The 
imbalanced location of the electron will result in Vth instability.  
 
 
Figure 1.2.8: The stored number of electrons and the charge loss tolerance decreases 
with the scaling down of flash memory cell [25]. 
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To minimize the parasitic capacitance of the adjacent flash memory cells, it is 
desirable for the thickness of the FG to be thinned down as shown in Fig. 1.2.7.  On the 
other hand, this will inevitably worsen the few electron effect, and a compromise 
between these two factors need to be taken into consideration. 
According to the aforementioned discussion, the aggressive scaling of floating gate-
type flash memory devices almost meets its fundamental limit. Table 1.2.1 shows the ITRS 
Roadmap 2007 report for the nonvolatile memory technology requirement [26]. As indicated 
in the ITRS Roadmap, there is no solution yet to utilize the memory performance beyond 
30nm technology node. Extensive researches are required on exploration of new materials, 
new technology and new memory structure to overcome all those scaling barriers. 
 
Table 1.2.1: Nonvolatile memory technology requirement (ITRS 2007) [26]. 
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1. 3 Charge Trap-Type Nonvolatile Memory Devices 
 
1. 3. 1 Emerge of SONOS-type Nonvolatile Memory  
 
 Since floating gate-type flash memory devices almost reaches its scaling limit, 
intensive researches are carrying on to study new memory structures. Those new memory 
structures should be capable of easily scaling down as well as simple device structure to 
have high-density memory array. As summarized in ITRS 2007 as shown in Table 1.3.1, 
the alternative memory structures which are actively explored include SONOS (Silicon / 
Oxide / Nitride / Oxide / Silicon), FeRAM (Ferroelectric Random Access Memory), MRAM 
(Magnetic Random Access Memory) and PCRAM (Phase Change Random Access Memory) 
[26]. However, the MRAM, FeRAM and PCRAM need one transistor and another 
component in a cell, which is not suitable for the ultra-high density NAND flash 
application. In recent years, the development of SONOS memory has been accelerated by 
its attractiveness for high-density embedded nonvolatile memory applications, mainly 
because of their potential of aggressive scaling, process compatibility with the CMOS 
technology, process simplicity and low integration costs. 
The SONOS-type nonvolatile memory was developed in the 1970s. The initial 
device structures were p-channel metal-nitride-oxide-silicon (MNOS) structures with 
aluminum gate electrodes and thick (i.e., 45 nm) silicon nitride charge storage layer. 
Program/erase voltages were typically 25-30 V. In the late 1970s and 1980s, scaling 
moved to n-channel SNOS devices with program/erase voltages of 14-18V [27, 28]. In 
the late 1980s and early 1990s, n- and p-channel SONOS devices emerged.  
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Table 1.3.1: Current baseline for the volatile and nonvolatile memory devices as well 
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Fig. 1.3.1: Schematic diagram of a SONOS memory. The gate is n+ polysilicon. 
 
When the gate dielectric of a MOSFET transistor is modified to incorporate a 
layer of silicon nitride, the structure can serve as a memory device with the threshold 
voltage controlled by the amount of charge stored in the silicon nitride. The structure of a 
SONOS device is shown in Fig. 1.3.1. The structure has a polysilicon gate and a multi-
dielectric gate insulator consisting of an oxide-nitride-oxide (ONO) layer with charge 
storage in discrete traps in the silicon nitride layer. A net positive or negative charge is 
stored in the deep traps within the nitride dielectric depending on whether a positive or 
negative voltage is applied, respectively, to the gate. Fig. 1.3.2 illustrates the 
program/erase mechanism of a SONOS memory cell with the aid of energy band diagram. 
At the program state as shown in Fig. 1.3.2 (a), electrons quantum-mechanically tunnel 
from the substrate silicon inversion layer through an energy barrier height of 3.2 eV into 
a thin silicon oxide layer. The electrons tunnel through the thin silicon oxide layer into 
the silicon nitride film and are stored in deep-level traps, which lie about 1 eV below the 
edge of the nitride conduction band. Those trapped electrons shift the threshold voltage 
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accordingly and give a “0” state.  The electrons, which are not trapped in the nitride film, 
tunnel through a blocking oxide into the gate electrode.  During the erase operation (Fig. 
1.3.2 (b)), holes are injected from the substrate into the silicon nitride valence band where 
they are trapped in a manner similar to electrons, which will shift the threshold voltage 
back to the initial value giving a “1” state. Electrons may tunnel from the n+ polysilicon 
gate electrode into the nitride, compensating the injected holes. This limits the shift in 
erase threshold voltage.  
One key advantage of SONOS cell over the conventional floating gate-type flash 
memory cell is that most of the programmed electrons are trapped by local traps instead 
of within the conduction band in floating gate flash memory, Therefore, they will be 
retained even if there is a leakage path in the tunnel oxide and the charge retention of a 
SONOS cell is less sensitive to the tunnel oxide quality.  It allows the use of a thinner 
tunnel oxide. The program/erase voltage as well as the electric field across the gate stack 
could also be reduced subsequently, since the charge injection mechanism changes from 
F-N tunneling to direct tunneling with the scaling down of the tunnel oxide thickness.  
 
Fig. 1.3.2: Band diagram showing a SONOS flash memory cell at (a) Program sate. (b) 
Erase state [29, 30]. 
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1. 3. 2 SONOS-type Flash Memory Engineering 
 
To accelerate the commercialization of SONOS memory and enhance its 
performance, a lot of effort was made on the engineering of the SONOS structure. The 
engineering involves the gate, charge trapping layer, tunneling oxide as well as blocking 
oxide. 
1. Gate Engineering 
In order to enhance the erase speed, a modified SONOS structure with high work 
function gate instead of the conventional n+ polysilicon gate was proposed.  The main 
reason for this enhancement comes from the reduced back tunneling electrons from the 
gate under negatively applied gate bias, which will seriously retard the erase speed. The 
enlarged memory window of the SONOS cell with p+ polysilicon gate was firstly 
demonstrated by Reisinger et al [31] as shown in Fig. 1.3.3. Similar enhancement with mid-
gap TaN and high work function IrO2 metal gate was also observed [32-34] .  
 
Fig. 1.3.3: Erase characteristics of SONOS MOS capacitors with n+ and p+ gate. 
Enhanced erase speed of the p+ polysilicon gate is observed [31]. 
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2. Charge Trapping Layer Engineering 
The increase in the program speed and lower voltage operation of SONOS 
devices had been accomplished previously by reducing the tunnel oxide thickness. 
However, this seriously degrades the retention capability of the device. To overcome 
such limitations, the so-called SOHOS (polysilicon-oxide-high-κ-oxide-silicon) flash 
memory structure has been attempted by replacing the nitride charge storage layer with a 
high-κ dielectric [35, 36]. High-κ material is physically much thicker than Si3N4 while 
having the same EOT. Therefore higher area trap densities can be expected. Additionally, 
the thicker high-κ increases the scattering possibility, hence increasing the possibilities of 
charge capturing and charge trapping efficiency [36]. Moreover, most of the high-κ 
materials have lower conduction band offset than Si3N4, and the electrons are expected to 
be stored in much deeper traps which are difficult to leak out. Therefore the charge 
retention will also be improved.  
 
Fig. 1.3.4: Program/erase characteristics of SONOS and SOHOS memory cell with 
Si3N4 and HfAlO charge trapping layer. Enhanced operation speed is observed for 
high-κ charge trapping layer [37].  
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The trapping properties of HfAlO were investigated previously by research work, 
and it was proved to provide better electron trapping capability as shown in Fig. 1.3.4. 
Other high-κ materials, such as HfO2, Al2O3 were also reported [36, 37] . 
3. Tunnel Oxide Engineering 
The tunnel oxide engineering mainly focuses on the bandgap engineered SONOS 
(BE-SONOS) device.  This concept is demonstrated by a multilayer structure of 
SiO2/Si3N4/SiO2 tunnel oxide instead of the single layer SiO2. The ultra-thin "O/N/O" 
provides a "modulated tunneling barrier" -- it suppresses direct tunneling at low electric 
field during retention, while it allows efficient hole tunneling erase at high electric field 
due to the smaller valence band offset of Si3N4. The principle is well explained with the 
aid of the energy band diagram as shown in Fig. 1.3.5. As shown in the band diagram, 
BE-SONOS device offers fast hole tunneling erase, while it is immune to the retention 
problem of the conventional SONOS. A similar idea was initially proposed for the IPD 
layer engineering in floating gate-type flash memory [38, 39]. Later, the principle was 
widely applied to SONOS devices to enhance the erase speed by increasing the hole 
tunneling current. Excellent reliability and performance were demonstrated 
experimentally [40, 41].  
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Fig. 1.3.5: Band diagram of the O/N/O tunneling dielectric under negative gate bias. 
The tunnel barriers of N1 and O2 are almost screened due to the band offset such that 
hole direct tunneling through O1 can happen [40]. 
 
4. Blocking Oxide Engineering 
The blocking oxide for advanced SONOS structure is moving from SiO2 towards 
high-κ dielectric. When the dielectric constant of the blocking oxide is increased, the 
electric field on the tunneling oxide will be enhanced, since the voltage drop across a 
dielectric is inversely proportional to its capacitance. This will improve the program/erase 
speed. Moreover, the electric field across the blocking layer is decreased with its 
increased dielectric constant due to the increased physical thickness, which will 
significantly reduce the electron back tunneling from the gate electrode during erase. In 
addition, the retention of the memory devices will be improved as well due to the 
retarded electric field on blocking oxide. For the above mentioned reasons, Lee et al 
made TANOS (TaN/Al2O3/Si3N4/SiO2/Si) memory devices with Al2O3 as blocking oxide, 
and proved that Al2O3 offers better blocking effect than SiO2 because the erase saturation 
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of the device is successfully overcomed [32, 42]. Improvement in retention performance 
of TANOS over the SONOS devices has also been reported [32].  
Since Al2O3 only has a moderate κ value (~9), materials with even higher κ value 
were investigated. The requirements for the high-κ materials which are feasible for 
blocking layer applications are: 
(a) High enough dielectric constant such that physically thicker films could be used 
without any EOT increase. 
(b) Relatively large bandgap and conduction band offset to Si, which could reduce 
the electron back tunneling current from the gate during the erase or prevent electron 
leaking out at the retention state. 
(c) Good thermal stability so that its material property remains unchanged after the 
high source/drain annealing temperature.  
Table 1.3.2: Comparison of dielectric constant, bandgap as well as conduction band 
offset for various high-κ candidates [43]. 
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However, in reality it is difficult to find a material with both sufficient large κ 
(>25) value as well as large bandgap.  For most materials, the dielectric constant and 
bandgap generally exhibit an inverse relationship as shown in Table 1.3.2 [43, 44]. 
Therefore, the required permittivity must be balanced, however, against the barrier height 
for the tunneling process.  
 
1. 4 Organization of Thesis 
 
The overall objective of this work is to apply novel gate materials for the 
performance enhancement of flash memory devices, including both floating gate-type 
flash memory devices and SONOS-type flash memory devices. These attempts could be 
of practical value for the flash memory devices, especially in improving the operation 
speed and data retention. 
 In Chapter 2, a novel floating gate engineering scheme, the carbon doped 
polysilicon floating gate, will be proposed to overcome the scaling barrier for floating 
gate-type flash memory devices.  It has been found that incorporation of carbon into the 
conventional n+ polysilicon floating will be able to significantly improve the 
program/erase speed, especially for devices with small coupling ratio (~0.3), which is the 
bottleneck for sub 30nm flash memory technology as indicated in the ITRS roadmap [26].  
The data retention of such devices isimproved as well. All these improved properties 
originate from the increased conduction band offset of the floating gate itself by the 
incorporation of carbon and the silicon carbide nano-structure formation is responsible 
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for the band structure change. By adopting the carbon doped polysilicon floating gate, 
there will be little process modification to the current technology, which is an effective 
and simple solution for floating gate-type flash memory scaling.  
In the advanced SONOS-type flash memory devices, the application of high 
dielectric constant materials as the blocking oxide attracts much of the research interest. 
In Chapter 3, the feasibility of a novel rare earth high-κ material, Gd2O3, as the potential 
candidate for the blocking layer application in SONOS-type flash memory devices will 
be evaluated. The material properties of Gd2O3, including deposition method, leakage 
current performance, crystal information as well as the band structure have been studied 
systematically. Control of the crystal structure of Gd2O3 will be the key point for high 
quality film. SONOS transistors with Gd2O3 blocking layer exhibits superior performance 
over Al2O3 blocking layer in several aspects, such as program/erase speed, room 
temperature retention, etc.  
Experimental results have demonstrated that Gd2O3 is a favorable blocking oxide 
candidate except that the charge retention after cycling remains problematic.   Doping of 
Al into the pure Gd2O3 is proposed for the robust data retention after cycling, since the 
increase in the conduction band offset is always an effective method to block the electron 
leakage, both for room temperature and high temperature retention. The optimized Al 
concentration needs to be carefully considered to balance all the following factors: 
dielectric constant, conduction band offset, film morphology as well as memory 
characteristic. All those questions will be well addressed in Chapter 4.  
In Chapter 5, structure optimization of the SONOS cell with GdAlOx blocking 
oxide will be discussed. The study focuses on the relationship between the blocking layer 
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thickness and long term retention reliability at room temperature, after program/erase 
cycles and at elevated temperature. A novel leakage current separation technique will be 
applied to differentiate the leakage paths in SONOS memory in order to improve the 
retention effectively. Charge leakage mechanisms for SONOS-type flash memory devices 
will be discussed in this chapter as well. Finally, the thesis is completed with summary 
and conclusions in Chapter 6.  
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CHAPTER 2  
CARBON DOPED POLYSILICON 
FLOATING GATE FLASH MEMORY 
DEVICES 
 
2. 1 Introduction and Motivation 
 
The ever increasing packing density of flash memory has been driven by both 
areal scaling and multi-level operation [1]. However, as flash memory scales down 
beyond the 40 nm technology node, both approaches face significant challenges. As 
discussed in Chapter 1, the drastic drop in coupling ratio to be about 0.3 - 0.4 [2-4] would 
lead to inefficient program/erase (P/E) window. It has been suggested that high-κ 
material should replace the traditional oxide – nitride - oxide stack at the IPD layer to 
aggressively scale down the EOT of IPD, and thus maintain satisfactory coupling ratio. 
However, integrating the new material faces both technology and reliability difficulties [3, 
5], and is not immediately available. On the other hand, as the volume of the floating gate 
has been shrinking with the scaling in all three dimensions to minimize interference 
between adjacent cells [6], the number of electrons stored in the floating gate has been 
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continuously decreasing [7, 8].  This problem is especially serious for flash memory with 
multi-level operation, where the window between two different logic levels (∆Vth) is 
smaller. Therefore, technology and structure improvement for floating gate-type flash 
memory devices would be highly desirable. 
In this chapter, we will assess the possibility of using carbon doped poly-
crystalline silicon as the floating gate. The proposed cell structure demonstrates much 
larger operation P/E window and significantly improved data retention which is 
important for multi-level operation.  
Silicon carbide (SiC-3C) is a wide band gap semiconductor. The basic physical 
parameters are given in Table. 2.1.1. Comparing to silicon, silicon carbide cubic structure 
has a larger conduction band offset (3.62 eV) against SiO2 than polysilicon (3.2 eV) does 
[9]. If the silicon carbide could be successfully formed within the polysilicon layer by 
doping certain amount of carbon and subsequently annealing at sufficient high 
temperature, it will be expected to have better electron storage capability and data 
retention compared to the conventional polysilicon floating gate, beneficial from the 
enlarged conduction band offset. 
 
Table 2.1.1: Comparison of physical parameters of silicon carbide and polysilicon. 
The ∆Ec and ∆Ev value is taking silicon dioxide as the reference. 
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Fig. 2.1.1: Band diagram illustrating the band bending during (a) Program state and 
(b) Retention state for both of  n+ polysilicon FG and carbon doped polysilicon FG.  
 
To explain the reason that higher conduction band offset FG will give faster P/E 
speed and better retention, the energy band diagrams for both convention n+ polysilicon 
FG and carbon doped polysilicon FG are drawn in Fig. 2.1.1 for the program and 
retention cases. Figure 2.1.1 (a) shows the band diagram at program state when a large 
positive gate bias is applied, while Fig. 2.1.1 (b) is the band structure at retention state. 
Please note that the depletion layers induced by the gate voltage for both n+ polysilicon 
FG and carbon doped polysilicon FG are ignored, since all the FGs are heavily doped. As 
illustrated in Fig. 2.1.1 (a), by doping carbon into the polysilicon FG, although the 
electric field across the tunnel oxide and IPD layer remains the same, the out tunneling 
current through the IPD layer reduced significantly due to the increased tunneling barrier 
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by adopting carbon doped polysilicon FG. The total amount of charge stored in the FG is 
determined by two factors. One is the tunneling-in current from the tunnel oxide and 
another is the out-going current through the IPD layer. By reducing the out tunneling 
current will allow more electrons to be stored. Erasing saturation can be analyzed in a 
similar argument, which will also result in faster erase speed.  
Besides P/E window improvement, enhancing the data retention is another 
motivation to incorporate carbon into the polysilicon film. As shown in Fig. 2.1.1 (b), 
during retention, the leakage current through both the tunnel oxide and IPD layer can be 
suppressed by the deeper tunneling barrier. The charge leakage mechanism for floating 
gate-type flash memory devices has been systematically studied by many researchers [10-
12]. All those modules invoke the direct-tunneling current, trap-assisted tunneling current 
as well as thermal emission current through the tunnel oxide and IPD layer. Hence, 
possible ways to improve the charge retention could be either by increasing the dielectric 
layer thickness, reducing the electric field or increasing the effective tunneling barrier for 
tunnel oxide and IPD layer. Due to the scaling limitation of tunnel oxide (~ 8 nm) and 
IPD layer (~ 12 – 13 nm) [13, 14], there is less room left for the thickness scaling. Hence 
the operation voltage and the electric field across those two layers also have to remain 
unchanged to fulfill the multi-level operation requirement. As a result, modifying the 
tunneling barrier is the only practical solution for regulating the retention performance 
without sacrificing the P/E speed.  
Moreover, as silicon carbide is a wide band gap semiconductor (2.35 eV), the hole 
current will be effectively reduced due to the smaller valence band offset of silicon 
carbide (1.65 eV smaller) than that of polysilicon against SiO2 tunnel oxide for negative 
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gate bias. This may minimize positive charge trapping, which will result in more robust 
tunnel oxide against the charge leak. Thus, the motivation for this work is to forming 
silicon carbide phase within the carbon doped polysilicon film.  Improvement in the P/E 
window and retention will be achieved through the floating gate band structure 
engineering. 
 
2. 2 Deposition Chemistry and Material Property 
 
2. 2. 1 Film Deposition Chemistry 
 
Carbon doped polysilicon was deposited by using Si2H6 and SiH3CH3 gas 
chemistry at 650oC.  The deposition was carried out in JUSUNG-UHVCVD chamber, 
which has excellent film thickness and composition uniformity.  The deposited film has 
uniformity of both thickness and carbon concentration better than 2% over 8 inch wafer.  
Fig. 2.2.1 illustrates the carbon concentration and deposited thickness in polysilicon film 
as the function of SiH3CH3 flow rate. The Si2H6 flux is fixed at 20 sccm. The deposition 
time is 1500s and deposition temperature is fixed at 650oC. By tuning the SiH3CH3 gas 
flux ranging from 30 sccm to 300 sccm, 2% to 10% carbon concentration is achieved.  
The resulting carbon concentration is confirmed by XPS, while the film thickness is 
measured by ellipsometer. The film thickness could be precisely controlled in the range 
of 100 nm to 250 nm. The sheet resistance of the deposited film was measured by Four-
Point Probe, and the resistivity was calculated as js XR ×=ρ , where sR is the measured 
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sheet resistance and jX is the film thickness. It has been found that once carbon 
concentration goes up to 10%, there is a significant increase in the film resistivity (×100) 
comparing to pure polysilicon control film after 950oC, 30s RTP anneal, as shown in Fig. 
2.2.2. A similar phenomenon was also reported by other group [15]. Decreasing in 
















Fig. 2.2.1: Carbon concentration in polysilicon and deposited thickness as a function 
of SiH3CH3 flow rate.   
 
In conventional polysilicon FG flash memory, the conduction band is flat during 
P/E. Hence, the voltage drop across the floating gate is zero. However, for carbon doped 
polysilicon FG, if the film resistivity goes too high, decrease in effective carrier 
concentration will cause the conduction band to be tilted instead of being flat. The 
voltage drop across the FG is not zero anymore. As a result, the voltage across the tunnel 
oxide is effectively reduced and the P/E speed will be affected accordingly. Therefore, 























Flux of SiH3CH3 (sccm)












Chapter 2: Carbon Doped Polysilicon Floating Gate Flash Memory Devices 40  
compared to polysilicon FG, if carbon concentration goes too high, much higher control 
gate voltage is required in order to have similar P/E speed, which is not desirable for FG 


















Fig. 2.2.2: Carbon concentration in polysilicon and film resistivity as a function of 
SiH3CH3 flow rate.   
 
2. 2. 2 Chemical State Analysis by XPS 
 
The XPS analysis is performed ex-situ. The sample was 100 nm 5% carbon doped 
polysilicon film, and it was transferred to the XPS chamber immediately after 950oC, 30s 
RTP anneal to minimize the possible contaminations induced by the exposure to air. The 
Gaussian-Lorentzian curve fitting method was used for XPS data analysis. Both silicon 
2p and carbon 1s spectra were analyzed carefully.  
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Fig. 2.2.3:  XPS spectra for 5% carbon doped polysilicon film. Both the higher 
binding energy of 100.7 eV in (a) Si 2p spectra and the lower binding energy of 282.7 
eV in (b) C 1s spectra indicate the silicon carbide phase formation in polysilicon after 
950oC anneal [16]. 
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The XPS analysis results for silicon 2p and carbon 1s spectra are shown in Fig. 
2.2.3.  The higher binding energy (100.7 eV) in Si 2p and lower binding energy (282.7 
eV) in C 1s spectra suggest the Si-C bond formation. The existence of silicon carbide 
phase [17] is confirmed. The lower binding energy in Si 2p spectra (99.3 eV) refers to Si-
Si bond, while the higher binding energy in C 2s spectra refers to C-C bond. 
 
2. 2. 3 Film Morphology Analysis by FTIR 
 




















Fig. 2.2.4: FTIR spectra for 5 % carbon doped polysilicon film measured at room 
temperature. The film annealing temperature is ranging from 800oC to 950oC. 
 
Figure 2.2.4 shows the Fourier Transform Infrared Spectroscopy (FTIR) spectra 
of the deposited 5% carbon doped polysilicon film at different annealing temperature. 
The film thickness is 100 nm. The as deposited and 800oC annealed samples show no 
pronounced peak, which indicates no crystal structure formation. Once the annealing 
temperature raises to above 850oC, the film morphology starts to change. After carefully 
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examining the FTIR spectra for carbon doped polysilicon film annealed at 900oC in Fig. 
2.2.4, it shows a peak at (810 cm-1), which corresponds to silicon carbide nanostructure 
[17, 18].  If the annealing temperature is further increased to 950oC, there is a slight shift 
in peak position to 814 cm-1. This phenomenon is believed to be due to the change in the 
film strain, as reported by  Zhao et al [18]. 
Both the FTIR and XPS analysis results evidence that the formation of the cubic 
structured silicon carbide phase could be achieved by annealing the deposited film in 
high temperature, which provides the necessary thermal energy for phase formation. The 
annealing temperature could not be lower than 900oC, as such a temperature is required 
to activate the source/drain (S/D) dopants. 
 
2. 2. 4 Compatibility Study with SiO2 Gate Dielectric 
 
From the FTIR and XPS analysis result, the formation of the cubic structured 
silicon carbide phase is successfully detected. Another consideration for exploring carbon 
doped polysilicon FG is whether the presence of carbon will degrade the tunnel oxide 
quality, which is the critical factor to determine the data retention.  
In order to check if carbon will result in poor tunnel oxide (SiO2) quality, MOS 
capacitor with SiO2 gate dielectric, and pure polysilicon or 5% carbon doped polysilicon 
gate was fabricated. The gate dielectric was 4 nm thermally grown SiO2 and the gate 
thickness was 150 nm for both cases. Arsenic was implanted into all types of gate. The 
implantation condition was 5×1015/ cm2, 50 keV with 7o tilt. All samples were subjected 
to 900oC, 30s, RTP anneal for effective dopant activation. After gate patterning and 
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plasma etching, both the current – voltage (IV) and capacitance – voltage (CV) 
characteristics were measured. The current - voltage and capacitance - voltage curves are 
shown in Fig. 2.2.5 (a) and Fig. 2.2.5 (b), respectively. The leakage current performance 
in Fig. 2.2.5 (a) indicates that the presence of carbon does not cause any significant 
degradation in the tunnel oxide quality after high temperature anneal. The capacitance - 
voltage curve in Fig. 2.2.5 (b) shows slight poly-depletion effect under the positive gate 
bias.  As mentioned previously, decreasing in effective carrier concentration is believed 
to be the root cause [15]. However, this phenomenon has negligible effect on device 









Fig. 2.2.5: Comparison of the (a) current – voltage curve and (b) capacitance - voltage 
curve of SiO2 on polysilicon and the 5% carbon doped polysilicon gate. The result 
shows no degradation of tunnel oxide quality with incorporation of carbon. 
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2. 3 Experiments and Devices Fabrication 
The feasibility study of carbon doped polysilicon film as a potential floating gate 
material shows promising result. The preferred cubic silicon carbide phase is successfully 
formed, whereas the presence of carbon has negligible effect on tunnel oxide quality. 
Hence, flash memory transistors with 5% carbon doped polysilicon FG together with 
polysilicon FG control sample were fabricated for memory characteristic evaluation. 
Table 2.3.1 summaries the split conditions, IPD layer thickness as well as the entire gate 
stack EOT extracted from the CV curve.  
 
Table 2.3.1: Split table for IPD layer thickness and floating gate variations. The EOT 









P-type Si (100) wafers were used as the starting material. Following the formation 
of 400 nm field oxide isolation, 6 nm oxide was thermally grown as a tunnel oxide. All 
floating gate thickness was 100 nm. Arsenic was implanted for n-type doping. The 
implantation condition was 3×1015/cm2, 40 keV and with 7o tilt. The inter-poly dielectric 
is 18 nm SiO2 deposited by LPCVD. The control gate was PVD deposited 150 nm 
tantalum nitride. After gate patterning, gate stack etching, S/D implantation and dopant 
Split IPD Layer Thickness EOT(nm) 
Poly FG SiO2 = 18 nm 26.2 nm 
5% Carbon Doped FG SiO2 = 18 nm 25.7 nm 
Control Sample Tunnel Ox 6.2 nm 
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activation anneal (900oC 30s RTP), 400 nm CVD oxide was deposited as a passivation 
layer. Finally, aluminum metallization and alloying was performed to provide contacts to 
the device.  
In order to evaluate performance of memory transistors with different coupling 
ratio, a special set of masks were designed to allow transistors with various coupling 
ratios to be integrated in a single make layout. The schematic for the mask layout is 
shown in Fig. 2.3.1. The area ratio (AIPD / Atunnel ox) of the cells is varied by adjusting the 
area of poly mask extension over the field oxide isolation. The IPD area, AIPD, equals the 
area of the drawn poly layer, while the tunnel oxide area, Atunnel ox, is determined by the 
intersection of the poly region and the active region. The area ratio is made to vary from 
1.4 to 6, corresponding to a coupling ratio (CR) ranging from 0.3 - 0.8 approximately. 
 
 
Fig. 2.3.1:  Schematic drawing for the transistor mask lay-out. The coupling ratio in 
the test pattern is varied by stretching the area of poly mask on top of field oxide. 
 
 
Chapter 2: Carbon Doped Polysilicon Floating Gate Flash Memory Devices 47  













Fig. 2.4.1: (a) Comparison of program speed for 5% carbon doped polysilcion and 
pure polysilcion FG based on SiO2 IPD for both large (0.81) and small (0.32) coupling 
ratio devices.  (b) Comparison of erase speed for large and small coupling ratio 
devices. 
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The P/E characteristics in Fig. 2.4.1 show that incorporation of carbon can 
provide faster program and higher program saturation voltage and lower erase saturation 
voltage.  Here, the P/E voltage was fixed at ± 12 V.  For 5% carbon doped polysilicon FG, 
the Vth shift after 100 ms program is 4.55 V and the Vth shift after 100 ms erasing is -4.4 
V for devices with a CR of 0.81.  At the same P/E condition but 0.33 CR, the program Vth 
shift is 2.45 V, while the erase Vth shift is -3.05 V.  The overall Vth window reduction is 
only 39% when the CR drops from 0.81 to 0.33 for carbon doped polysilicon FG.  On the 
other hand, for pure polysilicon FG with the same P/E condition, the program Vth shift is 
3.45 V and 1.25 V, and the erase Vth shift is -3.8 V and -0.85 V, respectively, for devices 
with CR of 0.81 and 0.33. There is a drastic drop in the P/E window up to 71% for pure 
polysilicon FG when the CR drops from 0.81 to 0.33.  In terms of P/E window, 5% 
carbon doped polysilicon FG has 23% enhancement compared to pure polysilicon FG 
when CR = 0.81. This enhancement is as large as 160% when CR = 0.33, which makes 
this technique a feasible solution for 40 nm technology node and beyond.   
The reason for the much more enhanced P/E window, especially for small 
coupling ratio devices, could be explained as follows. For a simplistic case of single-layer 
SiO2 IPD, one first applies Gauss’s law to the floating gate surface ∫ =⋅
S
FGQdAEε  where 
QFG is the charge stored in the floating gate and the integration runs over the surface of 
the floating gate. If the small electric field on the side-walls of the floating gate is ignored, 
the electric field in IPD and tunnel oxide are then, to the first order, related by 
AIPD · ε · EIPD = Aox · ε · Eox + QFG      (2.1) 
VCG = EIPD · tIPD + Eox · tox       (2.2) 
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where VCG is the control gate voltage; Aox, Eox, and tox are the area, electric field and 
thickness of the tunnel oxide, respectively; and similarly AIPD, EIPD, and tIPD for IPD. As 
program proceeds, more electrons are stored in the floating gate, which increases EIPD 
and reduces Eox. As a result, the tunneling current through IPD increases and the current 
through the tunnel oxide decreases. Program saturates when the two currents finally 
balance. In current technology, AIPD is 2 - 3 times of Aox, which allows a large number of 
electrons to be programmed. However as the ratio AIPD / Aox decreases towards unity, less 
electrons can be programmed to the FG, and finally no electron could be stored. When 
carbon doped polysilicon FG is used, the tunneling current through IPD is suppressed due 
to lower electron concentration at the interface with IPD. Program saturation thus 
happens at some high EIPD greater than Eox, which allows more electrons to be stored, 
even when AIPD / Aox = 1. When both program and erase are considered, the P/E window 
is completely lost in small area ratio device for polysilicon FG memory. On the other 
hand, P/E window of carbon doped polysilicon FG is less sensitive to the area ratio, and 
provide larger P/E window at small area ratio. Therefore, the use of carbon doped 
polysilicon floating gate would be advantageous for cells with small IPD area, which is 
the case for scaled flash memory beyond 40 nm technology node. 
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Fig. 2.4.2: Comparison of retention characteristics of 5% carbon doped polysilicon 
and pure polysilicon FG on SiO2 IPD after 2,000 P/E cycles. Carbon incorporation 
into polysilicon FG significantly improves the retention. 
 
Retention characteristic comparison in Fig. 2.4.2 clearly displays the advantage of 
carbon doped polysilicon FG.  The retention measurement was done after 2,000 P/E 
cycles. The 5 % carbon doped polysilicon has improved the charge retention significantly 
compared to pure polysilicon FG, which is important for multi-level operation. The bias 
condition for P/E cycling test was ± 12 V for both polysilicon and carbon doped 
polysilicon FGs and the pulse duration was adjusted so that they had similar Vth after 
program and erase.  As seen in Fig. 2.4.2, after 2,000 P/E cycles, there is 60% charge loss 
at 10 year retention time for polysilicon FG; however it is only 40% for carbon doped 
polysilicon FG. The same trend is also found even after 100,000 P/E cycles, as shown in 
Fig. 2.4.3. This significant improvement in retention time is attributed to the larger 
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conduction band offset of the carbon doped polysilicon film, resulting in reduced electron 
tunneling out from the FG during retention state [19, 20].  














 5% C Doped Poly-si
 Poly-si
 
Fig. 2.4.3: Comparison of retention characteristics of 5% carbon doped polysilicon 
and pure polysilicon FG on SiO2 IPD after 100,000 P/E cycles.     
 
It is arguable whether 5% carbon could cause such a big difference in the P/E 
speed and charge retention, since the carbon percentage is low and band structure change 
is limited. If the carbon is uniformly dispersed in silicon, it is true that 5% carbon in 
polysilicon will not change the band offset significantly. However, as shown in the FTIR 
data in Fig. 2.2.3.1, carbon is not uniformly dispersed in polysilicon but segregated and 
forms silicon carbide phase. In addition, silicon carbide phase formation also will not be 
uniform within the polysilicon, as carbon prefers to segregate and form clusters at the 
silicon surface, which has been reported by many other groups [21, 22]. Thus, we can 
expect a very high concentration of carbon segregated at the FG / SiO2 interface to cause 
a local increase of the tunneling barrier, instead of uniformly distributed across the FG. 
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The improvement in charge retention due to this band structure modification is possible, 
as local rising of tunneling barrier at the interface is effective in blocking the electrons 
tunneling out, which could be addressed as the root cause for the superior data retention 
of 5% carbon doped polysilicon FG. 
 
2. 5 Summary 
 
Carbon doped polysilicon floating gate flash memory is proposed and analyzed in 
this chapter. The proposed structure exhibits improved P/E window and retention when 
SiO2 is used for the IPD layer. The experimental data also suggests that the enhancement 
is even more significant for small coupling ratio devices, which makes this technique an 
attractive solution for sub 40 nm technology node. The improvement originates from the 
modified band structure of the floating gate by incorporating small amount (~ 5%) of 
carbon. The carbon concentration needs to be well controlled to avoid drastic resistivity 
increase to decrease the operation speed. Successful formation of silicon carbide phase, 
which is responsible for the increased band offset of FG, is the critical factor to achieve 
the performance enhancement. The adoption of carbon doped polysilicon floating gate 
would introduce minimal process changes to the current floating gate memory technology, 
and could be considered as a reliable and practical option to ease the urgent need for 
high-κ IPD layer. 
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CHAPTER 3  
A FEASIBILITY STUDY OF Gd2O3 AS 
BLOCKING OXIDE IN SONOS-TYPE 
FLASH MEMORY DEVICES 
 
3. 1 Introduction 
 
SONOS (polysilicon - oxide - nitride - oxide - silicon)-type nonvolatile memory 
devices [1] were proposed to replace floating gate-type flash memory to overcome the 
scaling issues. The state of art technology for the advanced SONOS memory explores a 
high-κ blocking layer instead of SiO2 blocking layer. TANOS-type (TaN - Al2O3 - Si3N4 - 
SiO2 - Si) charge trapping cell has recently shown a good potential [2]. The key element 
of this concept derived from SONOS is the use of a high-κ dielectric for the top dielectric 
layer (blocking oxide), which allows the use of a thicker bottom oxide (tunnel oxide) to 
improve the charge retention without any sacrifice in the program/erase (P/E) speed. The 
band diagram in Fig. 3.1.1 demonstrates that by using high-κ dielectric for the blocking 
oxide layer, the electric field across the blocking oxide is proportionally reduced with its 
dielectric constant. Thus electron injection from the gate during erase can be effectively 
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suppressed, which will generally enhance the erase speed. It also allows using a 
physically thicker blocking layer film to minimize the electron leaking out to the gate 
during retention without any EOT increase. Alternatively, a thicker tunnel oxide could be 
used if the same P/E speed is preferred. Faster operation speed has been demonstrated by 
replacing SiO2 blocking layer with Al2O3 [2]. However, relatively low κ value (~ 9) of 
Al2O3 imposes a limitation in further scaling. Materials with higher κ value are 
intensively studied. The requirements for such high-κ blocking oxides are: high dielectric 
constant; relatively large bandgap and conduction band offset to Si, which could 
effectively reduce the tunneling current; good thermal stability such that it would not 
react with the under layer dielectric.  
 
Fig. 3.1.1: Band diagram of a SONOS memory cell during erase case for both TaN / 
SiO2 / Si3N4 / SiO2 / Si stack and TaN / high-κ / Si3N4 / SiO2 / Si stack. With the high-κ 
blocking layer, the back tunneling current from the gate is reduced substantially as 
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Table 3.1.1: Basic physical parameters for LaAlO3, Gd2O3, La2O3, Al2O3 and HfO2. The ∆Ec and 
∆Ev value is taking silicon dioxide as the reference. 
 
Material κ Eg (eV) ∆Ec (eV) 
LaAlO3 20-27 6.2 1.8  
Gd2O3 16-18 6.4  2.21  
La2O3 27-30 5.8  2.3  
Al2O3 9 8.7 2.8 
HfO2 25 5.7 1.5 
 
Among all the high-κ candidates, rare earth oxides, such as La2O3 and Gd2O3, are 
attracting much of the research interest nowadays because of their large energy band gaps 
of the order of 6 eV [3], which will provide large enough energy barriers for electrons 
and holes, in addition to relatively large dielectric constants [4]. In this chapter, we will 
focus on Gd2O3 as a potential candidate for the blocking oxide application.  Gd2O3 has 
been studied as the gate dielectric for a long time [5]. The basic physical parameters for 
Gd2O3 are listed in Table 3.1.1, together with several other high-κ materials. Gd2O3 has a 
relative high dielectric constant (16-18) [4, 6], a large band gap (5.8-6.4 eV) [7-9], large 
conduction band offset (2.21 eV) [9] with silicon such that the electron tunneling will be 
effectively blocked. Comparing to other high-κ candidates listed in Table 3.1.1, Gd2O3 
offers the best compromise between the dielectric constant and conduction band offset, 
which always shows a trade-off relationship [10]. Moreover, Gd2O3 has very good 
thermal stability. Thermodynamic calculation suggested that Gd2O3 is stable in contact 
with Si at 1000K [11].  Experimental data also suggests that the Gd2O3 has a reasonable 
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low leakage current with silicon up to 900oC [5]. All these unique properties make it 
feasible as the blocking oxide. In this chapter, electrical properties of Gd2O3 and its 
feasibility as the blocking layer in SONOS-type flash memory devices will be 
systematically investigated. 
 
3. 2 Dielectric and Physical Property of Gd2O3 
 
3. 2. 1 Deposition Recipe Evaluation  
 
Gd2O3 films were deposited by sputtering of using either Gd2O3 oxide target in a 
pure Ar ambient, or Gd metal target in an Ar / O2 ambient.  In both conditions, the 
chamber pressure is set to be 3 mtorr with 25 sccm Ar flow rate.  For PVD deposition, 
sputtering condition as well as the post deposition annealing conditions (PDA) are the 
dominant factors for the dielectric quality. In order to study how the oxygen flow rate, the 
PDA temperature and the sputtering target material (Gd target and Gd2O3 target) affect 
the dielectric property of Gd2O3 film, a simple MOS capacitor structure was prepared.  
In the MOS capacitor structure, 5 nm SiO2 was thermally grown on p-type silicon 
substrate, followed by deposition of 6 nm Si3N4 by LPCVD. Then, 16 nm PVD Gd2O3 
was deposited using two different targets. After the dielectrics were annealed in various 
PDA temperatures and 150 nm TaN deposition, gate pattern and etch, post metal anneal 
(PMA) and forming gas anneal (420oC, 10mins, 10 % H2 + N2) was performed.  The 
reason to deposit dielectric directly on top of Si3N4 instead of bare silicon is to simulate 
the final SONOS device structure.  
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Table 3.2.1: Split table of sputtering conditions, PDA and PMA temperatures for Gd2O3. 
Sputtering 
Target Ar Power PDA Temp PMA Temp 
Gd2O3 
(No O2) 
25 sccm 120W (RF) 
500oC 100s 5% O2 
600oC 100s 5% O2 
FGA 
850oC, Furnace, 30mins 
Gd 
(3sccm O2) 
25 sccm 160W (DC) 
500oC 100s 5% O2 
600oC 100s 5% O2 
700oC 60s 5% O2 
FGA 
850oC, Furnace, 30mins 
Gd 
(5sccm O2) 
25 sccm 160W (DC) 
500oC 100s 5% O2 
600oC 100s 5% O2 
700oC 60s 5% O2 
FGA 
850oC, Furnace, 30mins 
 
Table 3.2.1 listed all the split conditions for Gd2O3 dielectric quality evaluation.  
For Gd2O3 sputtering using oxide target, Ar flux was fixed at 25 sccm, RF power was 
fixed at 120 W and the oxygen flow was set to be 0.  On the other hand, for Gd2O3 
sputtered using metal target, the oxygen flow rate during sputtering was varied, from 3 
sccm to 5 sccm. The PDA conditions were also varied from 500oC to 700oC, whereas the 
PMA was done either at forming gas annealing (FGA) condition (420oC) or up to 850oC 
to simulate the actual S/D activation temperature for the transistor structure. 
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Fig. 3.2.1: Leakage current performance for Gd2O3 film sputtered using oxide target 
and metal target. All the dielectric films are subjected to 500oC, 600oC, 700oC PDA 
and FGA. Be noted that there is no high temperature process after FGA.  (a) Current 
density vs. voltage curve. (b) Current density normalized to respective EOT. 
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The electrical characterizations mainly focus on the leakage current performance 
of Gd2O3. Fig. 3.2.1 shows the leakage current of Gd2O3 sputtering using either metal 
target or oxide target after forming gas anneal. The samples were processed with different 
PDA conditions. Fig. 3.2.1 (a) is the current density vs. voltage curve and Fig. 3.2.1 (b) is 
normalized with the respective EOT. The figure shows that at low PMA temperature 
(420oC), Gd2O3 sputtered using the oxide target and PDA at 500oC, has the best leakage 
current performance in terms of its higher breakdown voltage.  
For the all the other split conditions, especially for the devices with Gd2O3 film 
sputtered using metal target, they all have rather similar leakage characteristics at both 
low electrical field regime and high field regime (F-N tunneling regime). Flowing 3 sccm 
oxygen during the deposition of the Gd2O3 film using metal target generally improves the 
dielectric quality, as the resulting film has a slightly higher breakdown field comparing to 
Gd2O3 film flowing 5 sccm oxygen during sputtering. 
Figure 3.2.2 shows the leakage current of Gd2O3 sputtered using either metal 
target or oxide target after high temperature PMA anneal (850oC, 30mins in furnace). The 
samples were processed with different PDA conditions. Fig. 3.2.2 (a) is the current 
density vs. voltage curve and Fig. 3.2.2 (b) is normalized with respective EOT. The 
leakage current characteristics show that at high temperature, the performance of Gd2O3 
sputtered using oxide target degraded significantly, whereas the Gd2O3 film sputtered 
using metal target has much less performance degradation.  
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Fig. 3.2.2: Leakage current performance for Gd2O3 film sputtered from oxide target 
and metal target. All the dielectric films are subjected to 500oC, 600oC, 700oC PDA 
and 850oC PMA. (a) Current density vs. voltage curve. (b) Current density normalized 
to respective EOT. 
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Among all the Gd2O3 films sputtered using metal target, the film with 3 sccm O2 
flow during the sputtering and subsequently annealed at 600oC slightly suppress the 
leakage at both low field and high field, which is the optimum process condition for PVD 
deposited Gd2O3 films using the metal target, and hence was set as the process condition 
for the transistor fabrication. 
 
3. 2. 2 Band Structure Analysis by XPS 
 
High-resolution X-ray photoelectron spectroscopy (XPS) was applied to 
characterize the electronic structures for Gd2O3 film grown on (100) Si substrate. The ex-
situ XPS measurements were carried out using a VG ESCALAB 220i-XL system 
equipped with a monochromatized Al Kα source (hv = 51486.6 eV) for the excitation of 
photoelectrons. Gd 4d spectra, O 1s core levels spectra, valence band spectra, and O 1s 
energy loss spectra are used to estimate the energy gap (Eg) for Gd2O3 , the valence band 
offset (∆Ev) and the conduction band offset (∆Ec) between Gd2O3 and (100) Si substrate.  
The principle of using high-resolution XPS to obtain both Eg and ∆Ev for the 
dielectrics was firstly report by Kraut et al. [12]. This measurement technique can 
precisely determine the valence band offset, while minimizing the effect of the interface 
states. Its accuracy has been practically examined by many other research groups [13].  












clv −−−−−=Δ    (3.1) 
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The first term in the equation Gdv
Gd
cl EE − is the binding energy difference 
between the Gd core level GdclE and valence band maximum
Gd
vE . These two values 
could be extracted from the Gd core level spectra and valence band spectra, which are 
obtained from 15 nm Gd2O3 film prepared using Gd metal target.  The film was directly 
deposited on DHF cleaned Si surface, and subjected to 600oC, 60s, 5 % O2 PDA anneal.  
The thickness of the film must be carefully chosen such that the signal from the interface 
won’t affect the accuracy of the measurement. Normally, the detectable range for XPS is 
around 8 nm. As a result, 15 nm Gd2O3 film would be thick enough to block the signal 
from the interface. Fig. 3.2.3 (a) and (b) shows the Gd 4d core level spectra and valence 
band spectra respectively. The resulting GdclE is 142.4 eV and 
Gd












Fig. 3.2.3: Gd 4d core level and valence band spectra on bulk Gd2O3 film (15 nm). (a) 
Gd 4d core level spectra. (b) Valence band spectra. 
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The second term in the equation Siv
Si
cl EE − is the binding energy difference 
between Si core level  SiclE  and valence band maximum
Si
vE . These two values could be 
found on Si core level spectra and valence band spectra, which are shown in Fig. 3.2.4 (a) 
and (b). The silicon wafer was cleaned by SPM (H2O2 + H2SO4) and DHF solutions, and 
immediately transferred to high vacuum XPS chamber to avoid the native oxide growth. 
The XPS result gives that SiclE is 99.2 eV and 
Si
vE is 0.56 eV, which is quite consistent 












Fig. 3.2.4: Si core level and valence band spectra from bare silicon wafer. (a) Si 2p 
core level spectra. (b) Valence band spectra. 
 
The third term in the equation )()( iEiE Sixl
Gd
cl − gives the information at the 
interface.  It is calculated by the energy difference between Gd core level and Si core 
level at the interface. It is measured on thin Gd2O3 film (3 nm), such that the signals from 
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the interface could be correctively detected. The measurement result is given in Fig. 3.2.5.  
It gives )(iE Gdcl  is 141.4 eV and )(iE
Si









Fig. 3.2.5: Gd core level and Si core spectra from 3 nm Gd2O3 deposited on silicon. 
(a) Gd 4d core level spectra. (b) Si 2p core level spectra. 
 
After plugging all the terms into the equation, the valence band offset between 
Gd2O3 thin film and silicon substrate is 3.48 eV.  
The energy band gap values for the dielectric materials can be determined by the 
onsets of energy loss from the energy loss spectra [15]. Fig. 3.2.6 (a) gives the O 1s 
spectra. Both the Gd - O bond and Gd - OH bond could be clearly identified. This is 
commonly observed for most of the lanthanide group element, which is due to 
hydroscopic nature of the lanthanide group oxide itself [16]. Fig. 3.2.6 (b) shows the 
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Knowing the value of valence band offset and energy band gap, the conduction band 








Fig. 3.2.6: (a) O 1s spectra from bulk Gd2O3 film (15 nm). (b) Energy loss spectra. 
After calculation, the band gap is 6.96 eV. 
 
Table 3.2.2: Comparison of the physical parameters of Gd2O3 film measured in this 
work and other literature reported data. The ∆Ec value is taking SiO2 as the 
reference. 
 
Eg (eV) ∆Ec (eV) Reference 
6.96 ± 0.1 2.36 ± 0.1 *This work 
6.5-7.0 ------ 
S. Thakur et al. 
Optical Materials 27 (2005) 1402–1409 
(Optical measurements.) [8] 
5.8 2.21 J.Robertson, et al. J. Appl. Phys. 100, (2006) 014111 
(CNLs Method) [9] 
6.4 3.1 T. Hattori et al. Microelectronic Engineering 72 (2004) 283–287 
(RBS and XPS) [7] 
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The measurement results show that the Gd2O3 films prepared using Gd metal 
target has a band gap of 6.94 eV, valence band offset of 3.48 eV, conduction band offset 
of 2.36 eV with Si, which is well consistent with other published data for bulk Gd2O3 as 
shown in Table 3.2.2. Comparing to other high-κ materials such as HfO2 and Al2O3, 
Gd2O3 has very suitable properties for the blocking layer in SONOS-type Flash memory 
devices, considering its large band gap and sufficiently high κ value. 
 
3. 2. 3 Crystal Structure Analysis by XRD 
 
XRD (X-Ray Diffraction) analysis is performed for film morphology study. The 
measurements were carried out using a GADDS (General Area Detector Diffraction) 
system equipped with Cu Kα X-Ray (λ = 1.5418 A).  Fig. 3.2.7 (a) shows the XRD 
spectra of Gd2O3 film sputtered using Gd2O3 oxide target. It shows that the as-deposited 
Gd2O3 film is amorphous when sputtered using the oxide target. Once the film is 
annealed at a temperature in the range of 500oC - 850oC, it forms a cubic crystal structure. 
On the other hand, for Gd2O3 dielectric films sputtered using Gd metal target, the as-
deposited film already has a cubic crystal structure. When the film is annealed, phase 
transformation from cubic crystal to monoclinic crystal structure is observed once the 
temperature reaches 500oC to 850oC as shown in Fig. 3.2.7 (b). The two films formed 
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Fig. 3.2.7: XRD spectra of 20 nm Gd2O3 film sputtered using (a) Gd2O3 oxide target 
and (b) Gd metal target.  The Gd2O3 film from Gd2O3 oxide target shows a cubic 
crystal structure while the film from Gd metal target shows a monoclinic crystal 









Fig. 3.2.8: Leakage current comparison of the Gd2O3 films sputtered using Gd metal 
target and Gd2O3 oxide target. The Gd2O3 is deposited on top of Si3N4 / SiO2 / Si stack. 
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As shown in Fig. 3.2.8, the Gd2O3 film sputtered using Gd metal target has one 
order of magnitude lower in leakage current even though the total EOT of the dielectric 
stack is thinner. The total EOT value is extracted from the CV measurement of the TaN / 
Gd2O3 / Si3N4 / SiO2 / Si stack after 850oC anneal. The significant difference in electrical 
properties is believed to be associated with the difference in crystalline structure after 
high temperature annealing. The difference in the crystal structure will ultimately affect 
the bonding strength of two neighboring atoms. More importantly, it will affect the atom 
distribution density significantly. T. S. Böscke et al. has also observed the similar 
phenomenon on HfO2 based dielectric [17]. The experimental observed data again proves 
that Gd2O3 thin film with monoclinic crystalline structure has better dielectric quality 
which is favorable for SONOS blocking oxide application. 
 
3. 3 Experiments and Devices Fabrication 
  
SONOS-type flash memory transistors of Gd2O3 as the blocking oxide are 
prepared for the electrical performance evaluation. All the physical parameters and split 
conditions are listed in Table 3.3.1.  The tunnel oxide is 5 nm thick thermally grown SiO2, 
and the charge trapping layer is 5.5 nm thick LPCVD Si3N4. The blocking oxide layer is 
15 nm or 20 nm thick Gd2O3 films sputtered using Gd metal target (entire stack EOT is 
10.5 nm or 11.5 nm, respectively), and 20 nm thick Gd2O3 film sputtered using oxide 
target (entire stack EOT is 10.7 nm or 11.4 nm, respectively). Control sample with 7.5 
nm thick Al2O3 blocking layer (entire stack EOT is 11.5 nm) is also prepared for 
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comparison. 150 nm TaN control gate is deposited by sputtering. After gate stack 
patterning, S/D implantation, dopant activation (850oC, 30mins at N2 ambient in furnace) 
annealing and forming gas annealing (420oC, 10mins) were performed.  
In order to evaluate the property of Gd2O3 as the blocking layer in SONOS-type 
nonvolatile memory, the physical thickness of the Gd2O3 film was kept to be in the range 
of 10 - 16 nm, which is the desirable thickness for blocking layer according to the 
requirement of ITRS Roadmap 2007 [18]. For the Al2O3 control sample, it is preferable to 
keep the same stack EOT as the devices with Gd2O3 blocking layer to have a fair 
comparison for the P/E speed. This is to ensure that the electric field drawn on the tunnel 
oxide will be the same for all the devices, such that the influence of the different blocking 
layer material on the P/E speed is becoming easy to be analyzed. This is the reason a 
rather thinner Al2O3 layer thickness is selected to maintain a similar EOT as the Gd2O3 
blocking layer.  
 
Table 3.3.1: Split conditions for SONOS transistors with Al2O3 and Gd2O3 blocking 
layer. 
Split Tunnel Ox (SiO2) 
Charge Trapping 
(Si3N4) 
Blocking Ox Stack EOT 
1 5nm 5.6nm Al2O3  7.5nm 11.5nm 
2 5nm 5.6nm Gd2O3  15nm (Gd target) 10.5nm 
3 5nm 5.6nm Gd2O3   20nm (Gd target) 11.5nm 
5 5nm 5.6nm Gd2O3   20nm (Gd2O3 target) 
11.4nm 
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Fig. 3.4.1: (a) Comparison of program speed for Gd2O3 and Al2O3 blocking layers at 
program voltage Vg = 14 V. Gd2O3 blocking oxide (using both oxide and metal target) 
shows faster programming. (b) Comparison of erase speed for Gd2O3 and Al2O3 
blocking layer at program voltage Vg = - 16 V. Gd2O3 blocking oxide (using both oxide 
and metal target) shows faster erasing. 
 
The P/E characteristics in Fig. 3.4.1 (a) and (b) show that comparing to Al2O3 
control sample, Gd2O3 blocking oxide layer can provide much faster operation speed at 
P/E voltage of + 14 V or – 16 V. The P/E voltage is determined to avoid the breakdown 
of the Al2O3 control sample at higher gate voltage. This condition could also be able to 
fulfill the P/E requirement for 36 nm SONOS flash memory devices as indicated at ITRS 
road map 2007 [18].  At the program voltage Vg = 14 V, and program time t = 100 ms, 
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comparing to the Al2O3 control sample, 11% and 36% faster program speed (in terms of 
Vth change) is observed for Gd2O3 blocking layer samples, sputtered using Gd metal 
target, with EOT of 11.5 nm and 10.5 nm respectively (Fig. 3.4.1 (a)). Similar 
enhancement in P/E speed is also found for the samples sputtered using Gd2O3 oxide 
target. 
The erase characteristic is always one of the most important criteria for blocking 
oxide material selection in SONOS memory. If the blocking layer is either poor in 
dielectric quality or having insufficient electron tunneling barrier, there will be a large 
amount of back tunneling electrons from the gate during erase, which will slow down the 
erase speed. However, as shown in Fig. 3.4.1 (b), at the erase time t = 100 ms, the 
enhancement in the erase speed is as large as 37% and 71% for Gd2O3 film sputtered 
using Gd metal target.  Similar enhancement in erase speed is also found for the samples 
sputtered using Gd2O3 oxide target with EOT of 11.4 nm. Such a significant 
improvement of erase characteristics is attributed to the reduction of electron tunneling 
current from the gate through the blocking layer under the negative bias condition.   
The charge retention characteristic of the devices is shown in Fig. 3.4.2. There is 
only 6 % charge loss in 10 years retention time for the sample with Gd2O3 blocking layer 
sputtered using Gd metal target, which is almost the same with Al2O3 control sample 
before cycling. After 1,000 P/E cycles, its retention performance degraded a little bit, 
however still comparable with Al2O3 control sample (Fig. 3.4.3). The cycling condition 
for Fig. 3.4.3 is P/E voltage equals to + 14 V and – 16 V. The cycling time is adjusted to 
have a similar P/E window for all the devices. The Gd2O3 sample, sputtered from Gd 
metal target with the EOT of 10.5 nm, has a 36% and 57% faster in P/E speed, while 
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having comparable retention performance with Al2O3.  Such fast P/E speed also gives a 
margin to increase the tunnel oxide thickness for better retention if the same P/E speed is 
required. It makes Gd2O3 an attractive candidate for the blocking layer in SONOS-type 
nonvolatile memory devices. The Gd2O3 film sputtered from Gd2O3 oxide target shows 
degradation in retention for both fresh devices and cycled devices. It might be attributed 
to the higher leakage current as shown in Fig. 3.2.3.2 due to different crystalline structure 











Fig. 3.4.2: Retention characteristics of the memory cells with Gd2O3 and Al2O3 
blocking layer. The devices with Gd2O3 sputtered using metal target show almost the 
same charge retention performance as Al2O3 control sample.  The devices with Gd2O3 
sputtered using oxide target show a degraded retention property. 
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Fig. 3.4.3: Retention characteristics of the memory cells with Gd2O3 and Al2O3 
blocking layer after 1,000 cycles. The devices with Gd2O3 sputtered using metal target 
show slightly degraded retention comparing to Al2O3 control sample.  The devices 
with Gd2O3 sputtered using oxide target show the worst retention property. 
 
3. 5 Summary 
 
In this report, SONOS-type flash memory devices with Gd2O3 blocking layer is 
demonstrated.  The monoclinic structured Gd2O3 blocking layer shows a faster P/E speed 
than the conventional Al2O3 blocking layer. The high operation speed, together with 
satisfactory charge retention characteristics are attractive advantages for flash memory 
application. The electronic structure of Gd2O3 film is measured by XPS for the first time, 
which has a great scientific value as well as practical application. It is also found that 
control of the crystal structure is the key factor to get high quality film. The monoclinic 
crystal structure is favorable for SONOS application because of its low leakage current. 
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Since the Gd2O3 shows promising result as the blocking oxide in SONOS-type 
nonvolatile memory devices, the suggestion for future work would be engineering the 
pure Gd2O3 film such that its retention performance could be improved further to over 
come Al2O3 after P/E cycles.  
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CHAPTER 4  
ALUMINUM DOPED GD2O3 BLOCKING 
LAYER FOR IMPROVED CHARGE 
RETENTION IN SONOS-TYPE FLASH 
MEMORY DEVICES  
 
4. 1 Introduction  
 
In Chapter 3, the feasibility of using pure Gd2O3 as the blocking layer in SONOS 
memory has been investigated. Gd2O3 shows good potential as the blocking oxide, since 
it has almost the same charge retention as the Al2O3 blocking layer, but faster 
program/erase (P/E) speed [1]. However, after 1,000 P/E cycles, its retention 
performance degrades. The degradation in the charge retention after cycling limits its 
practical implementation. Further improvement on the retention property, especially after 
P/E cycles is thus necessary in order to fulfill the requirement for the next generation 
flash memory devices. In this chapter, engineering of Gd2O3 based blocking oxide will be 
discussed. The discussion will focus on aluminum doped Gd2O3 film, which has 
experimentally demonstrated improved data retention characteristic.   
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4. 1. 1 Discussion on Charge Leakage Mechanism  
 
The charge loss mechanism must be fully understood first in order to improve the 
charge retention. The major charge leakage paths for a SONOS memory cell have been 
illustrated in Fig. 4.1.1. The decay of the charge stored in the nitride layer at room 
temperature has been modeled by a number of researchers [2-8]. These models involve 
back tunneling of charge through the tunnel oxide and blocking oxide. An internal field 
due to trapped charges in the tunnel oxide and blocking oxide also enhances the process 
of tunneling. 
 
Fig. 4.1.1: The charge loss path and the three dominant leakage components in a 
SONOS cell.  (1): thermionic emission (2) + (3): direct tunneling. (4): trap-to-trap 
tunneling [9]. 
 
The characterization of charge trapped in the nitride at elevated temperatures has 
also been investigated for SONOS devices [10-12]. Recently, with the advance of scaled 
SONOS devices, the temperature dependence has been investigated with an amphoteric 
trap model [13]. The results indicate that the trapped electrons in the nitride layer are 
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thermally excited at elevated temperatures and tunnel through the blocking oxide and 
tunneling oxide [14-16].  
 Hence, tunneling and thermal emission are the two major charge loss mechanisms 
as discussed in many references [9, 17, 18]. It might be arguable if the trapped charges 
may leak via other leakage paths such as trap-to-trap tunneling. However, since the trap-
to-trap tunneling component will only become important after sufficient number of P/E 
cycles, it can be neglected for a fresh cell measurement.  Therefore, the thermal emission 
barrier (ФB), which is determined by the conduction band offset of the material itself, will 
be the dominant factor to determine the charge retention, especially at elevated 
temperature [19].  
Based on the discussion above, one effective technique to improve the charge 
retention of the Gd2O3 blocking oxide is to increase its conduction band offset to reduce 
the thermionic emission current, which could be achieved by doping of other elements 
into Gd2O3. The second stage will be the optimization of the blocking layer thickness to 
minimize electron leaking out through tunneling, which will be discussed in Chapter 5. 
 
4. 1. 2 Motivation for Doping Al into Gd2O3 Dielectric 
 
High-resolution X-ray Photoelectron Spectroscopy (XPS) was applied to 
characterize the electronic structures for Gd2O3 film grown on (100) Si substrate. The 
measurement results show that the Gd2O3 films has a band gap of 6.94 eV, valence band 
offset of 3.48 eV, conduction band offset of 2.36 eV with Si [1]. Since Al2O3 has a 
conduction band offset of 2.8 eV [20] which is larger than that of Gd2O3, incorporation of 
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Al into Gd2O3 film could yield a dielectric film with the conduction band offset to be in 
between 2.36 eV and 2.8 eV. And it is an effective method to increase the conduction 
band offset and to improve the charge retention.  
 Moreover, doping Al could also be able to improve the hydroscopic nature of 
Gd2O3, which is one of the root causes for the reliability degradation. The Al 
incorporated Gd2O3 film is also expected to have enhanced thermal stability as Al2O3 is a 
well-known dielectric material which is thermally stable above 1000oC with silicon [20].  
 Al incorporated Gd2O3 film is capable of increasing the bandgap and conduction 
band offset as well as improving the thermal and chemical stability of the material. Its 
application for blocking oxide in SONOS-type nonvolatile memory devices is worthy to 
be investigated. However, the amount of Al to be incorporated should be carefully 
determined, as there is a trade-off relationship between the conduction band offset and 
the κ value. To determine the amount of Al incorporated is to balance these two factors 
and find an optimum Al percentage to have the best device performance. 
 
4. 2 Deposition Technique and Film Property Evaluation 
 
4. 2. 1 PVD Sputtering Recipe Study 
 
Figure 4.2.1 shows the phase diagram of the GdO3/2-AlO3/2 system. As indicated 
in this phase diagram, once the Al mole fraction is less than 35%, the compound oxide 
will form a GAM structure, which has a monoclinic crystal structure and the chemical 
formula of Gd4Al2O9.  If the Al mole fraction increased to 50%, the GAP structure will be 
formed instead. The GAP crystal has a perovskite-like structure and the chemical formula 
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of GdAlO3. As a single phase crystal is always preferred for better electrical property, the 
Al percentage should be carefully controlled to be either less than or equal to 35%, or 
higher than 50%.  
 
Fig. 4.2.1: Phase diagram of GdO3/2-AlO3/2 system [21]. 
 
The Al doped Gd2O3 film is deposited by co-sputtering of Al and Gd target in O2 
and Ar ambient. The Gd sputtering is fixed at 100 W, while the Al sputtering power is 
varied to get different amount of Al incorporation. Table 4.2.1 lists the sputtering power, 
Ar flow rate, O2 flow rate, chamber pressure as well as the Al concentration in the 
deposited film. The Al percentage is studied by XPS. In order to control the Al 
percentage to be either below 35% or above 50%, 22%, 35% and 75% Al has been 
incorporated into the GdAlOx system respectively. 
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Table 4.2.1: Sputtering condition and Al concentration for GdAlOx  deposition. 




Ar (sccm) O2(sccm) Chamber Pressure 
(mTorr) 
Al Conc. 
1 155w 100w 25 3 3  22% 
2 185w 100w 25 3 3 35% 
3 210w 100w 25 3 3 75% 
 
4. 2. 2 Leakage Current Evaluation on MOS Capacitor  
 
The dielectric quality of the PVD deposited Al doped Gd2O3 is again studied on 
TaN / GdAlOx / Si3N4 / SiO2 / Si MOS capacitor. The capacitor fabrication process is 
similar as what is described in chapter 3. The bottom two layers were 5 nm thick 
thermally grown SiO2 and 5.5 nm thick LPCVD Si3N4. The Al doped Gd2O3 film with 
various Al incorporation rate were deposited on top of the Si3N4 layer following the 
sputtering conditions listed in Table 4.2.2. The two different PDA conditions for the 
dielectric were 500oC for 60s or 600oC for 60s, both in 5% O2 ambient. A control sample 
with pure Gd2O3 film was also prepared. 1500 nm TaN gate was capped by the sputtering. 
After gate mask and plasma etch, all the capacitors were annealed in furnace at 850oC for 
30 mins to simulate the S/D activation temperature. Table 4.2.2.1 summaries the physical 
thickness, the entire gate stack EOT as well as the calculated κ value for both Gd2O3 and 
Al doped Gd2O3 film. A linearly decreasing κ value with the increase of Al incorporation 
rate is observed, which is due to the lower κ value of Al2O3.  For the dielectrics with 22% 
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Al and 35% Al incorporation, the decrease in the κ is only about 10% and 15%, 
respectively, comparing to the pure Gd2O3 film.   
Table 4.2.2: Summarized physical thickness, stack EOT as well as the calculated κ 
value for the capacitors with Gd2O3, and GdAlOx dielectric 





1 Gd2O3 15.5 11.6 20 
2 22% Al-GdAlOx 14.8 11.2 18 
3 35% Al-GdAlOx 12.3 10.9 17 
4 75% Al-GdAlOx 16 12.7 13 
 








 22% Al-GdAlOx, EOT=11.2nm, 600
oC PDA
 22% Al-GdAlOx, EOT=11.2nm, 500
oC PDA
 35% Al-GdAlOx, EOT=10.9nm, 600
oC PDA

















Fig. 4.2.2: The Current density vs. voltage characteristic for GdAlOx film with 22% 
and 35% Al incorporation. The dielectric films are subjected to different PDA 
temperatures (500oC and 600oC). The PMA condition is 850oC, 30 mins in furnace.  
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The I-V characteristic in Fig. 4.2.2 shows that different PDA temperature will 
slightly affect the film quality. Comparing the leakage current of GdAlOx film with 22% 
and 35% Al incorporation, 600oC 60s PDA with 5% O2 flow gives a lower leakage 
current. This PDA condition is set as the standard process condition for the transistor 
fabrication.  
Figure 4.2.3 compares the leakage current performance of pure Gd2O3 film with 
Al incorporated film. Fig. 4.2.3 (a) is the current density vs. voltage curve and Fig. 4.2.3 
(b) is normalized to respective EOT. The Al incorporation percentage is 22%, 35% and 
75% respectively. It shows that small amount of Al incorporation (22% and 35%) will 
significantly decrease the leakage current comparing to the pure Gd2O3 film. As the Al 
percentage increases from 22% to 35%, and further up to 75%, the leakage current 
increases with the increasing Al percentage (Fig. 4.2.3 (b)). The performance of 75% Al 
– GdAlOx film is slighter worse than that of pure Gd2O3 after normalized to the electrical 
field as shown in Fig. 4.2.3 (b). This could be explained in the following manner.  A large 
amount of Al incorporation would decrease the dielectric constant of the film which is 
shown Table 4.2.2. The electric field across the layer is proportionally increased with the 
decrease of the κ value. Thus the enhanced leakage current will be observed.  This is one 
of the motivations to use the high dielectric constant blocking layer for reduced leakage 
current. 
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Fig. 4.2.3: Leakage current comparison for pure Gd2O3 film and GdAlOx film with 
22%, 35%, and 75% Al incorporation. The PDA temperature is 600oC. The PMA 
condition is 850oC, 30 mins in furnace. (a) Current density vs. voltage curve. (b) 
Current density normalized to respective EOT. 
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4. 2. 3 Composition Analysis by XPS 
 
The ex-situ XPS measurements were carried out using a VG ESCALAB 220i-XL 
system, equipped with a monochromatized Al Kα source (hν = 1486.6 eV) for the 
excitation of photoelectrons. All of the high-resolution scans were taken at a 
photoelectron take-off angle of 90° and a pass energy of 20 keV. The thickness for the all 
the samples were around 15 nm and the Al percentage is 22%, 35% and 75% respectively. 
The XPS measurement was carried out immediately after 600oC, 60s PDA anneal in 5% 
O2 ambient. All the spectra are calibrated against the C 1s peak (285.0 eV) of 
adventitious carbon. The intensity for O 1s spectra shown in Fig. 4.2.4 (b) here has been 











Fig. 4.2.4: XPS spectra for (a) Al 2p  core levels, and (b) O 1s  core level taken from 
various GdAlOx samples with Al incorporation rate from 22% - 75%. The core level 
peak positions of Al 2p and O 1s shift continuously towards higher binding energy 
with increasing Al components. 
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XPS spectra for Al 2p and O 1s core levels are shown in Fig. 4.2.4 (a) and Fig. 
4.2.4 (b).  It is observed that all the core level peak positions of Al 2p, and O 1s 
experience a shift to higher binding energy with the increase of Al concentration in the 
GdAlOx system. These changes are similar to the XPS chemical shifts in ZrSiO4 vs. SiO2 
and ZrO2 as discussed in Guittet et al’s work [22]. Similar phenomenon has also been 
report in H.Y. Yu et al’s paper for (HfO2)x(Al2O3)1-x system [23]. The earlier shift is due 
to the fact that Gd is a more ionic cation than Al in GdAlOx [24], and thus the charge 
transfer contribution changes with the increase of Al concentration [22, 24]. 
For the O 1s core level spectra, both – O bond and – OH bond could be clearly 
identified, whereas the peak located at the lower binding energy is contributed from the –
O bond and the peak at higher binding energy is corresponding to – OH bond. It is clearly 
observed in Fig. 4.2.4 (b) that the intensity of the – OH bond dramatic decreases with the 
increase of the Al percentage. The XPS spectra show evidence that the presence of Al is 
highly favorable to suppress the hydroscopic nature of Gd2O3  
 
4. 2. 4 Crystal Structure Analysis by XRD 
 
The crystal structure of GdAlOx film was studied by XRD (X-Ray Diffraction) in 
order to gain a better understanding of the crystal information associated with different 
Al incorporation percentages. The measurements were carried out using a GADDS 
(General Area Detector Diffraction) system equipped with Cu Kα X-Ray (λ = 1.5418 Ǻ). 
The result is shown in Fig. 4.2.4.1. Fig. 4.2.5 (a), (b) and (c) are the XRD spectra for 22% 
Al-GdAlOx, 35% Al-GdAlOx, and 75% Al-GdAlOx respectively.  The measurements 
were performed for the as deposited film and the films after 500oC, 700oC, 850oC RTP 
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anneal.  Both 22% Al-GdAlOx and 35% Al-GdAlOx crystallize after 850oC anneal, and 
only 75% Al-GdAlOx still remains amorphous. This could be addressed to the higher 


















Fig. 4.2.5:  XRD spectra of 20 nm GdAlOx films with various Al percentages. (a) 22% 
Al-GdAlOx. (b) 35% Al-GdAlOx.  Monoclinic Gd4Al2O9 crystal structure is clearly 
observed after annealing at 850oC. (c) 75% Al-GdAlOx. The film remains amorphous. 
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Among all three GdAlOx films, only 35% Al-GdAlOx film forms a monoclinic 
(Gd4Al2O9) crystal structure after annealing at 850oC as shown in Fig. 4.2.5 (b). This 
could be explained by the Gd to Al relative composition in 35% Al-GdAlOx.  The Gd : Al 
composition in 35% Al-GdAlOx is close to 2:1, which is the ideal composition for the 
monoclinic GAM structure whose chemical formula is Gd4Al2O9 as indicated in the 
phase diagram in Figure 4.2.1. Bearing in mind that the crystalline structure of a 
dielectric material is closely related to its electrical performance, which has been 
discussed by many researchers [25]. The co-relationship between the crystalline structure 
and memory performance of GdAlOx blocking layer will be discussed in detail in the 
following section. 
 
4. 3 Experiments and Devices Fabrication 
 
SONOS-type flash memory transistors with GdAlOx blocking layer are prepared 
for the electrical performance evaluation.  The silicon wafer is a p-type (100) substrate 
with a p-well surface doping concentration of 4×1017/cm3.  The tunnel oxide is 5 nm thick 
thermally grown SiO2, and the charge trapping layer is 5.5 nm thick LPCVD Si3N4. The 
physical thicknesses as well as the stack EOTs for all the split conditions are listed in 
Table 4.3.1. The blocking oxide layer is 22%, 35% and 75%-GdAlOx films (entire stack 
EOT is 10.8 nm, 10.5 nm and 13 nm, respectively). 15 nm thick Gd2O3 blocking oxide 
(entire stack EOT is 10.5 nm) was also prepared for comparison.  A control sample with 
blocking layer deposited by ALD was also prepared. The thickness for Al2O3 was chosen 
to be 7.5 nm (entire stack EOT is 11.5 nm) such that the Al2O3 control sample will have 
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similar stack EOT as the devices with GdAlOx blocking layer. 150 nm TaN control gate 
is deposited by sputtering. After gate stack patterning and S/D implantation, dopant 
activation anneal was done at 850oC for 30 mins in a N2 ambient in furnace tube.  
Forming gas (10 % H2 in N2) annealing at 420oC for 10mins was added before wafer fab 
out.  
Table 4.3.1: Summarized physical thickness and stack EOT for SONOS transistors 
with Gd2O3, GdAlOx and Al2O3 blocking layers. 
Split BL layer Physcial Thickness(nm)
Stack 
EOT(nm) 
1 Gd2O3 15 10.5 
2 22% Al-GdAlOx 14.5 10.8 
3 35% Al-GdAlOx 11.1 10.5 
4 75% Al-GdAlOx 14.5 13 
5 Al2O3 7.5 11.5 
 
4. 4 Results and Discussion 
 
4. 4. 1 Program/Erase Characteristic 
 
The program characteristic in Fig. 4.4.1 (a) shows that GdAlOx blocking layer 
device has faster program speed than Al2O3 device but slower than pure Gd2O3 device.  
Among GdAlOx devices, lower percentage of Al shows faster program speed.  This is 
well coincident with the expectation that higher κ value in blocking oxide will result in 
faster P/E speed, as the decrease of Al percentage in GdAlOx increases κ value. 
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Fig. 4.4.1: (a) Comparison of program speed for GdAlOx, Gd2O3 and Al2O3 blocking 
layers at program voltage Vg = 14 V. The Al percentage is varied from 22 % to 75 %.  
(b) Comparison of erase speed for GdAlOx, Gd2O3 and Al2O3 blocking layers at erase 
voltage Vg  =  -16 V.  
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The erase characteristic for GdAlOx blocking layer is shown in Fig. 4.4.1 (b). At 
erase voltage Vg = -16 V, pure Gd2O3 blocking oxide sill has the fastest erase speed, 
whereas Al2O3 has the slowest speed.  However, unlike the program situation, 35% Al-
GdAlOx film has the best performance in erase, which is almost comparable with pure 
Gd2O3. The reason for the ultrafast erase speed of 35% Al-GdAlOx could be addressed to 
the better quality of the dielectric film, because erase speed is more sensitive to the 
dielectric quality such as back tunneling current from the gate.  
Another phenomenon to be noted is that for the 75% Al-GdAlOx, although its 
stack EOT is much thicker than the Al2O3 control sample, its exhibits much faster erase 
speed. At erase voltage Vg = -16 V and erase time t = 10 ms, the enhancement is as large 
as 40 % despite of 15 % increase in the stack EOT. The improvement in the erase 
obviously cannot be explained by the increase of hole tunneling current from the 
substrate which is responsible for the erase to happen, since the hole tunneling current is 
actually decreased for the device with 75% Al-GdAlOx blocking layer due to the increase 
in EOT. This phenomenon could only be explained by the reduced back tunneling current 
from the gate when negative gate voltage is applied. This is the advantage of using 
GdAlOx blocking layer over Al2O3 blocking oxide. 
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4. 4. 2 Retention Characteristic  







 GdAlOx, 22% Al, EOT=10.8nm
 GdAlOx, 35% Al, EOT=10.5nm









Fig. 4.4.2: Retention characteristics of fresh memory cells with GdAlOx and Al2O3 
blocking oxides. 
 
The charge retention characteristic of the fresh devices is shown in Fig. 4.4.2.  All 
the GdAlOx samples show better retention properties compared to Al2O3 control sample, 
even though 22% and 35% Al-GdAlOx samples have thinner EOT. The retention 
property implies that Al doped Gd2O3 is a feasible material as the blocking layer in 
SONOS-type charge trapping flash memory devices.   
The improved retention performance of GdAlOx devices is mainly caused by the 
increasing physical thickness of the blocking oxide. This is indeed the motivation to use 
the high-κ dielectric instead of the relatively low κ value Al2O3. As it has been explained 
in the introduction part, using high-κ dielectric for the blocking oxide layer, the electric 
field across the blocking oxide is proportionally reduced with its dielectric constant, 
which could be able to suppress the electron leaking from the blocking oxide without any 
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sacrifice in the P/E speed.  For example, as shown in Fig. 4.4.1 and Fig. 4.4.2, for the 
memory devices with 22% and 35% Al-GdAlOx blocking layer, their EOT are smaller 
than the Al2O3 reference device, which enables its much faster operation speed. In the 
meanwhile, its increased physical thickness determines its superior charge retention 
performance comparing to Al2O3 blocking layer, which is shown in Fig. 4.4.2. The 
advantage of using high-κ blocking layer is well demonstrated in these two figures.  Even 
for the device with 75% Al-GdAlOx which has a thicker EOT than the Al2O3 control 
sample, the enhancement in the P/E speed is not as large as the device with 22% and 35% 
Al-GdAlOx blocking layer, it poses the best retention performance among all the samples 
due to the smallest electric field across the blocking layer. 
 
4. 4. 3 Charge Trapping Property 
 
The charge retention characteristic of the devices after 1,000 P/E cycles is shown 
in Fig. 4.4.3. The P/E voltage for the cycling was + 14 V / - 16 V. the cycling time was 
chosen appropriately such that all the samples would have a program window of 3.5 V. 
As shown in Fig. 4.4.3, all the devices with GdAlOx blocking layers are still superior in 
retention property, compared to Al2O3.  Different from the fresh devices, 35% Al-
GdAlOx blocking oxide has the best retention after cycling, followed by 22% Al-GdAlOx 
and 75% Al-GdAlOx blocking layer which almost has the same retention performance 
after cycling. 
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 GdAlOx, 22% Al, EOT=10.8nm
 GdAlOx, 35% Al, EOT=10.5nm
 GdAlOx, 75% Al, EOT=13nm
 
Fig. 4.4.3: Retention characteristics of memory cells with GdAlOx and Al2O3 blocking 
oxides. The retention is measured after 1,000 P/E cycles. 
 


























 After 1,000 Cycling
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Fig. 4.4.4: Comparison of the charge loss property before and after 1,000 P/E cycles of 
GdAlOx film with different Al percentages. 
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It is well known that traps in the oxides are generated during P/E cycles; hence 
charge loss through trap-to-trap tunneling is enhanced [9, 18]. Comparing the threshold 
voltage shift before and after cycling of 22%, 35% and 75% Al-GdAlOx blocking layers 
shown in Fig. 4.4.4, 35% Al-GdAlOx has almost negligible trap generation whereas the 
other two have much larger number of traps generated after cycling. Since 35% Al-
GdAlOx shows a monoclinic structure after 850oC anneal, a highly ordered crystalline 
structure found in 35% Al-GdAlOx film is believed to be the reason for small trap 
generation under electrical stress during P/E. 
 
4. 4. 4 High Temperature Behavior 
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Fig. 4.4.5:  Retention characteristic of memory cells with GdAlOx and Al2O3 blocking 
oxides at 85oC. 
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Fig. 4.4.6: Retention characteristic of memory cells with GdAlOx and Al2O3 blocking 
oxides at 120oC.  
 
The retention characteristic at an elevated temperature has also been evaluated 
and the results are shown in Fig. 4.4.5 and Fig. 4.4.6. The retention was measured at 85oC 
and 120oC. Fig. 4.4.5 indicates that at 85oC, 75% Al-GdAlOx has the best retention 
performance among all the devices, whereas 35% Al-GdAlOx has comparable charge 
retention performance as the Al2O3 control device when extrapolated to 10 years 
retention time. The 22% Al-GdAlOx has the worst retention.  To increase the retention 
measurement temperature up to 120oC as shown in Fig. 4.4.6, the margin between 75% 
Al-GdAlOx and Al2O3 control sample is becoming smaller. However, at the normal 
SONOS memory operation temperature (~100oC) discussed in this thesis, the 75% Al-
GdAlOx blocking layer is still a better choice for blocking layer rather than the Al2O3. 
The charge retention degradation of 35% Al-GdAlOx from 85oC to 120oC is also 
being observed, which makes it worse than the Al2O3 control sample at 120oC. The high 














 Al2O 3, EOT=11.5nm
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Retention @  120oC
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temperature retention behavior of GdAlOx and Al2O3 blocking layer shows that at 
sufficient high temperature, the electric field across the blocking is no longer the only 
factor to determine the charge retention. Other influencing factors are involved. 
In order to find out the dominant mechanism responsible for high temperature 
charge retention behavior, the threshold voltage shifts of GdAlOx samples at different 
temperatures are plotted in Fig. 4.4.7. The measurement range is from room temperature 
up to 200oC and the threshold voltage is measured after 12 hrs baking at the temperature.  
It is found in Fig. 4.4.7 that after 12 hrs baking, the ∆Vth curve has a maximum slope for 
the GdAlOx blocking oxide device with 22% Al incorporation, followed by 35% and 75% 
Al incorporation. As the conduction band offset of the GdAlOx film is increasing 
proportionally with the amount of Al incorporated, the maximum slope actually reflects 
the blocking oxide material with the smallest barrier, which in this case is 22% Al 
incorporated film. This is reasonable as Al2O3 has a larger conduction band offset than 
pure Gd2O3. Since thermionic emission strongly depends on tunneling barrier, the 
dominant charge leak mechanism at high temperature is thermionic emission rather than 
the electric field.  It also reveals that one important criterion for blocking oxide in 
SONOS-type flash memory devices is the tunneling barrier. Materials with high 
tunneling barrier can effectively reduce the charge loss component through thermionic 
emission.  
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Fig. 4.4.7: ∆Vth vs. temperature for GdAlOx blocking layers. The Vth is measured after 
12 hrs baking at different temperatures. The program state (@∆Vth=3.5V) is taking as 
the reference state. 
 
4. 5 Summary 
 
In this chapter, another innovative technique to improve the charge retention in 
SONOS-type nonvolatile memory devices is proposed. The experimental data has proved 
that doping of Al into pure Gd2O3 film is an effective method to realize SONOS flash 
memory scaling. The incorporation of Al into the pure Gd2O3 film is capable of 
increasing the conduction band offset, improving the thermal stability as well as 
suppressing the hydroscopic nature of the rare earth oxide. The flash memory devices 
with GdAlOx blocking layer demonstrates improved P/E speed and superior charge 
retention for fresh devices, after P/E cycling and at elevated temperature up to 120oC. 
The charge loss properties indicate that the reduced electric field across the blocking 
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layer is the reason for the improved retention at room temperature, while the increased 
conduction band offset dominants the dramatic retention improvement at elevated 
temperature.  Considering together with the κ value, P/E speed, charge retention and trap 
generation rate, 35% Al in GdAlOx is an optimized Al concentration in GdAlOx film.  
The monoclinic structure formation of the 35% Al-GdAlOx is favorable for the 
minimized trap generation rate.  
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STRUCTURE OPTIMIZATION OF SONOS 
MEMORY DEVICES WITH 35% Al-
GdAlOx BLOCKING LAYER 
 
5. 1 Introduction 
 
As discussed in Chapter 4,  Gd2O3 films with Al incorporated shows a great 
potential to replace Al2O3 as the blocking layer in SONOS-type nonvolatile memory 
devices for performance improvement. 35% is considered as the optimum Al doping 
concentration to give the best device performance. The 35% Al-GdAlOx has an 
acceptable κ value (~17), sufficiently larger bandgap and conduction band offset which 
could effectively reduce the charge leakage through thermionic emission.  In addition, its 
highly ordered monoclinic crystalline structure minimizes trap generation under high 
electric field, which is an essential requirement for a blocking oxide to meet the 
endurance criterion. In this chapter, further investigation to optimize the device structure 
for the SONOS device with 35% Al-GdAlOx blocking layer is described. The purpose of 
this study is to have the 35% Al-GdAlOx film which is made as thin as possible to give 
fast program/erase (P/E) speed, while thick enough to block the electrons leaking through 
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tunneling. The charge loss mechanism through the blocking layer is also systematically 
studied to provide a guide line for performance enhancement.  
 
5. 2 Experiments and Devices Fabrication 
 
Table 5.2.1: Summarized physical thickness and stack EOT for SONOS transistors 
with 35% Al- GdAlOx and Al2O3 blocking layers. 
Split BL layer Physical Thickness(nm)
Stack 
EOT(nm) 
1 35% Al-GdAlOx 10.2 10.2 
2 35% Al-GdAlOx 11.4 10.5 
3 35% Al-GdAlOx 13.7 11 
4 35% Al-GdAlOx 17.7 13 
5 Al2O3 7.5 11.5 
 
SONOS-type flash memory cell transistors with 35% Al-GdAlOx blocking layer 
are prepared for electrical performance evaluation.  The silicon wafer is a p-type (100) 
substrate with a p-well surface doping concentration of 4×1017/cm3.  The tunnel oxide is 
5 nm thick thermally grown SiO2, and the charge trapping layer is 5.5 nm thick LPCVD 
Si3N4. The physical thicknesses as well as the stack EOTs for all the split conditions are 
listed in Table 5.2.1. The 35% Al-GdAlOx blocking layers have various physical 
thicknesses of 10.2 nm, 11.4 nm, 13.7 nm and 17.7 nm.  The EOTs of the entire gate 
stack were 10.2 nm, 10.5 nm, 11 nm and 13 nm respectively. A transistor with 7.5 nm 
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Al2O3 blocking layer (entire stack EOT is 11.5 nm) was also fabricated as the control 
sample. The fabrication procedure is the same as described in chapter 4.  
 
5. 3 Result and Discussion 
 
5. 3. 1 Program/Erase Characteristic 
 













 Program State Vg=14V, t=10ms










Fig. 5.3.1: Comparison of P/E window of 35% Al-GdAlOx samples with different 
thicknesses and Al2O3 control sample.  
 
Figure 5.3.1 plots the P/E window as a function of entire stack EOT for both 35% 
Al-GdAlOx and Al2O3 blocking oxide material. The linear increase of the P/E window 
has been observed as the thickness of 35% Al-GdAlOx decreases. This phenomenon 
could be attributed to the increase of electrical field across the tunnel oxide during 
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program and erase.  10 % increase in the program window, and 178 % increase in the 
erase window is observed for 35% Al-GdAlOx blocking layer comparing to Al2O3 
blocking layer of the same EOT (11.5 nm). Significant enhancement in operation window, 
especially in erase window, is an important characteristic of 35% Al-GdAlOx blocking 
oxide to fulfill the requirement for multi-bit memory cell operation. The typical P/E 
window versus the gate stack EOT could be practically useful as the production guideline. 
 
5. 3. 2 Retention Performance Enhancement  
 







  Fresh cells

















 After 1,000 Cycles





 Gate Stack EOT(nm)





Fig 5.3.2: Comparison of charge retention of 35% Al-GdAlOx samples with different 
thicknesses and Al2O3 control sample. ΔVth was measured after 12 hrs.  The program 
state (@∆Vth = 3.5 V) is taken as the reference state. 
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GdAlOx blocking oxide shows great advantage in retention under usual flash 
memory operation conditions as shown in Fig. 5.3.2.  For all test conditions, including 
fresh devices, after cycling and at 85oC, 35% Al-GdAlOx (with a stack EOT of 11 nm and 
13nm) has much improved data retention characteristics than the conventional Al2O3 
blocking oxide. Among these two devices, the sample with 13 nm EOT has much 
enhanced retention. On the other hand, for the device with 10.5 nm EOT, the advantage 
in retention becomes obvious only for the fresh devices and after 1000 P/E cycles, but not 
at 85oC. 
It has also been observed in Fig. 5.3.2 that thicker blocking oxide may trap more 
charges and cause poor retention after cycling. Thicker blocking oxide thickness provides 
a slightly better retention in fresh cells; however, after 103 P/E cycles, device degrades 
more seriously. This is due to the fact that electrons will experience less collision with the 
dielectric lattice and thus create fewer traps when tunneling through a thinner dielectric 
layer during the high voltage cycling process [1-3]. Since the cycling created traps are the 
most critical factor to determine the charge retention, thinner blocking layer is a better 
choice rather than a thick one in terms of retention after cycling.  The result also suggests 
that there is a trade-off relationship in retention performance between the fresh and the 
cycled devices.   
The charge retention characteristics of 35% Al-GdAlOx blocking oxide over time 
at elevated temperature (85oC and 120oC) are shown in Fig. 5.3.3 and Fig. 5.3.4. At 85oC, 
35% Al-GdAlOx with the stack EOT of 13 nm has the best retention, whereas the one 
with stack EOT of 10.5 nm has the worst retention. This is due to the fact that 35% Al-
GdAlOx (entire stack EOT is 13 nm) has a physically thicker thickness and experience a 
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smaller electric field, and thus reduced the electron leakage component through direct 
tunneling. The Al2O3 control sample is having the same retention as the device with 35% 











Fig 5.3.3: Comparison of the charge loss property of memory cells with 35% Al-
GdAlOx and Al2O3 blocking oxides at 85oC. 
 
The retention behavior at 120oC in Fig. 5.3.4 shows that the performances of the 
devices with 35% Al-GdAlOx blocking layer tremendously degrade comparing to their 
performances at 85oC. However the device with Al2O3 blocking oxide almost has the 
same retention as at 85oC.  This makes the Al2O3 control sample having the best retention 
among all the devices at 120oC.  To have a better understanding of the degraded retention 
performance of 35% Al-GdAlOx blocking layer, the dominant charge leakage 
mechanisms at different temperature ranges are analyzed in detail.  
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Fig. 5.3.4: Comparison of the charge loss property of memory cells with 35% Al-
GdAlOx and Al2O3 blocking oxides at 120oC.  
 
5. 3. 3 Dominant Charge Leakage Mechanism Study 
 
As discussed in chapter 4, there are two major charge leak components in a 
SONOS flash memory cell before cycling: direct tunneling and thermionic emission [1, 
4-8]. A novel leakage current separation technique has been developed to distinguish the 
two leakage current components. This technique was firstly proposed by Steve S. Chung 
et al [1] and it is a practically useful and easily implemented method to study the insight 
of SONOS flash memory charge loss behavior. In a SONOS memory cell, the injected 
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where thVΔ is the shift in the threshold voltage after program,  Nt  is the distance between 
the charge centroid and the Si3N4 / tunnel oxide interface, A is the gate area, oxε is the 
permittivity of the tunnel oxide, efft is the effective dielectric thickness of the entire gate 
stack, oxt is the thickness of the tunnel oxide and Nε is the permittivity of the dielectric 
film between the charge centroid and the Si3N4 / tunnel oxide interface. Assuming the 
charge centroid is located closer to the Si3N4 / tunnel oxide interface after both program 
and erase, hence, the ∆Q could be obtained by the threshold voltage change multiplying 
the capacitance of the nitride layer and blocking layer. The charge loss amount ∆Q 
against different blocking oxide thickness for the devices with various 35% Al-GdAlOx 
blocking oxides is plotted in Fig. 5.3.5.  
The data is extracted from the retention measurement up to 12 hrs at the 
temperature of 85oC. As shown in Fig. 5.3.5, in the early stage of retention test at a 
temperature of 85oC, charge loss is faster in thin blocking oxide cell than in thick 
blocking oxide cell.  However, at a later stage (after ~ 3500 sec in this experiment), the 
charges are being lost  with the same speed regardless of the blocking oxide thickness, 
which can be observed by the parallel lines in the figure.  This indicates that the dominant 
leakage mechanism is first the thickness-dependent tunneling component and then 
followed by the thermionic emission component which is not sensitive to the oxide 
thickness. Therefore, it can be concluded that the charge loss behavior of a SONOS cell 
is first caused by the direct tunneling via the top and bottom oxides, and then followed by 
thermionic emission in which the trapped charges are thermally excited to overcome the 
barrier. Therefore, at the temperature of 85oC, one should pay attention to both 
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mechanisms – tunneling and thermionic emission – to achieve the good retention 
performance. 








































Fig. 5.3.5: At 85°C, charge leaks faster in thin GdAlOx film than in thick film at 
initial stage, but eventually leaks at the same rate regardless of the thickness. The 
program state (@∆Vth = 3.5 V) is taking as the reference state. 
 
When the retention measurement temperature is further increased to 200oC, all the 
devices exhibit the same retention property regardless of the blocking layer thickness as 
shown in Fig. 5.3.6. This means that only thermionic emission plays an important role in 
retention performance at 200oC. Tunneling through the blocking oxide is insensitive to 
temperature; however, the charge loss through thermionic emission is a strong function of 
temperature [27]. Therefore thermionic emission becomes the determining charge loss 
mechanism at 200oC.  For devices operated at such a high temperature, the use of thicker 
blocking oxide would not have any advantage in retention as evidenced in Fig. 5.3.6.  
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Fig. 5.3.6: Retention characteristic of memory cells with 35% Al-GdAlOx blocking 
oxide at 85oC.  The Vth value of a fresh memory cell is taken as the initial state. 
 
To explain the charge loss mechanism change from 85oC to 200oC, the physical 
origin to cause tunneling and thermionic emission should first be considered. The 
tunneling is a function of the tunneling barrier height, oxide thickness as well as the 
electric field, whereas the thermionic emission is only related to the emission barrier and 
temperature. At the measurement temperature of 200oC, the amount of charge loss via 
tunneling through the blocking oxide is exact the same as at 85oC, since tunneling is 
relatively insensitive to temperature. However, the charge loss through thermionic 
emission increases tremendously as it is a strong function of temperature. Therefore the 
electron loss through tunneling only accounts for a very small percentage in the total 
amount of charge loss and it finally becomes negligible, and thermionic emission 
becomes the determining charge loss mechanism. Hence, thicker blocking oxide would 
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not have any advantage in retention at 200oC. It also explains the charge retention 
behavior in Fig. 5.3.4 while the measurement is done at 120oC which is in between 85oC 
and 200oC. At this measurement temperature, the retention is still regulated by the direct 
tunneling and thermonic emission; however, the thermonic emission take a higher portion 
than that at 85oC. Since Al2O3 blocking layer has a higher conduction band offset, it 
could effectively reduce this component. 
 
5. 3. 4 Endurance Characteristic 
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Fig. 5.3.7: Endurance characteristic of 35% Al-GdAlOx and Al2O3 blocking layer. 
 
Figure 5.3.7 shows the endurance of SONOS cells after P/E cycling to have a 
more complete picture of 35% Al-GdAlOx blocking layer over Al2O3 blocking layer. The 
two samples have similar EOT and they are cycled at the same P/E voltage, but for 
different time, to have similar P/E window. Good operation window can be maintained 
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for up to 104 P/E cycles. 35% Al-GdAlOx blocking oxide is having an acceptable 
endurance characteristic to satisfy the requirement of SONOS flash memory devices 
operation.  
 
5. 4 Summary  
 
In this chapter, the performance of SONOS transistor with 35% Al-GdAlOx 
blocking layer in various thicknesses is systematically studied. Several aspects of the 
SONOS nonvolatile memory devices, including P/E characteristic, charge retention 
characteristic, cycling property as well as the high temperature charge loss behavior were 
investigated. In summary, a thick blocking oxide has a better retention for fresh devices, 
but not for P/E cycled devices. Its advantage also diminishes when the operation 
temperature goes up to 200oC and the charge loss mechanism changes from two 
dominant components to one dominant component. In addition, the use of thick blocking 
oxide slows down the P/E speed. On the other hand, although the thin blocking oxide has 
relatively inferior retention performance at low temperature and for fresh devices, it is 
more robust to the electrical stress during P/E cycling. The fast operation speed is also an 
advantage. If the operating temperature is as high as 200oC, the thin blocking oxide has 
eventually the same retention performance as the thick blocking oxide.  Therefore, the 
optimization of blocking oxide will depend on the application and operation conditions of 
the devices. With a proper optimization of the structure, it is shown that the GdAlOx 
blocking layer can be a good candidate material for the further scaled charge-trap type 
flash memory devices. 
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6. 1 Conclusion 
 This work addressed some of the challenging issues in flash memory technology. 
Application of novel gate materials in both the floating gate-type flash memory devices 
as well as in the newly proposed charge trap-type flash memory devices demonstrates 
enhanced memory performance. In floating gate-type flash memory devices, the use of 
carbon doped polysilicon as the floating gate is proposed (chapter 2) to enhance the 
electron storage capability. In charge trap-type flash memory devices, Gd2O3 based high-
κ blocking oxide (chapter 3, 4, 5) shows promising memory characteristics. Besides the 
performance enhancement, several process related issues, such as possible process 
integration scheme and material properties of the proposed novel materials were also 
discussed to implement the new structure successfully.  
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6. 1. 1 Study of Carbon Doped Polysilicon Floating Gate Flash Memory 
 
Without implementing innovative memory structures or new materials, the widely 
commercialized floating gate-type flash memory devices almost meets its fundamental 
scaling limit. Intensive research to incorporate novel materials to the present memory 
structures have been carried out over the past decade. In Chapter 2, a novel floating gate 
engineering scheme, carbon doped polysilicon floating gate, was proposed to overcome 
the scaling barrier for floating gate-type flash memory devices. By incorporation of 
carbon into the conventional polysilicon floating gate, the conduction band offset of the 
floating gate is expected to increase due to the formation of a cubic structured silicon 
carbide phase, which has a larger conduction band offset than polysilicon. The carbon 
concentration needs to be well controlled to avoid drastic resistivity increase which 
decreases the operation speed. Successful formation of silicon carbide phase is the critical 
factor to achieve the performance enhancement. The proposed structure exhibits 
improved program/erase window and data retention when SiO2 is used for the IPD layer. 
It has been found that incorporating  carbon into the conventional n+ polysilicon floating 
will result in significantly improved program/erase speed, especially for devices with 
small coupling ratios (~0.3), which addresses the bottleneck for sub 30 nm flash memory 
technology as indicated in the ITRS roadmap [26]. The data retention of such devices is 
improved as well. The adoption of carbon doped polysilicon floating gate needs only 
minimal process changes to the current floating gate memory technology, and could be 
considered as a reliable and practical option to ease the urgent need for high-κ IPD layer. 
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6. 1. 2 Study of Gd2O3 based High-κ Material in SONOS Memory 
 
In the advanced SONOS-type flash memory devices, the application of high 
dielectric constant materials as the blocking oxide attracts much of the research interest.  
By using high-κ dielectric for the blocking oxide layer, the electric field across the 
blocking oxide is proportionally reduced with its dielectric constant. Thus electron 
injection from the gate during erase can be effectively suppressed, which will generally 
enhance the erase speed. It also allows the use of a physically thicker blocking layer film 
to minimize the electron leaking out to the gate during retention without comprising the 
increase in EOT. In Chapter 3, the feasibility of a novel rare earth high-κ material Gd2O3 
as the potential candidate for the blocking layer application in SONOS-type flash 
memory devices was evaluated. The electronic structure of Gd2O3 film is measured by 
XPS for the first time, which has a great scientific value as well as practical application. 
The measurement results show that the Gd2O3 film has a band gap of 6.94 eV, valence 
band offset of 3.48 eV, conduction band offset of 2.36 eV with Si. Considering its large 
band gap and sufficiently high κ value, Gd2O3 has very suitable properties for the 
blocking layer in SONOS-type flash memory devices. It is also found that control of the 
crystal structure is the key factor in obtaining a high quality film. The monoclinic crystal 
structure is favorable for SONOS application as it results in a low leakage current. 
SONOS transistors with Gd2O3 blocking layer exhibits superior performance over Al2O3 
blocking layer in several aspects, such as program/erase speed, room temperature 
retention, etc.  
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Gd2O3 shows good potential as the blocking oxide. However, after 1,000 
program/erase cycles, its retention performance degrades. The degradation in the charge 
retention performance after cycling limits its practical implementation. In chapter 4, 
another innovative technique to improve the charge retention in SONOS-type nonvolatile 
memory devices is proposed. Doping of Al into the pure Gd2O3 has been proved to be an 
effective technique for the robust data retention after cycling, since the increase in the 
conduction band offset is always an effective method to block the electron leaking, both 
for room temperature and high temperature retention. The incorporation of Al into the 
pure Gd2O3 film is capable of increasing the conduction band offset, improving the 
thermal stability as well as suppressing the hydroscopic nature of the rare earth oxide. 
Flash memory devices with GdAlOx blocking layer demonstrates improved 
program/erase speed and superior charge retention in  fresh devices, in devices which 
have undergone program/erase cycling and at elevated temperature up to 120oC. The 
charge loss properties indicate that the reduced electric field across the blocking layer is 
the reason for the improved retention at room temperature, while the increased 
conduction band offset dominates the dramatic retention improvement at elevated 
temperature.  Considering together with the κ value, program/erase speed, charge 
retention and trap generation rate, aluminum content of 35% is found to be optimal in 
GdAlOx film.  The monoclinic structure formation of the 35% Al-GdAlOx is also found to 
be favorable for minimizing the trap generation rate.  
In Chapter 5, structure optimization of a SONOS cell with 35%-GdAlOx blocking 
oxide was discussed. The study focuses on the relationship between the blocking layer 
thickness and long term retention reliability at room temperature, after program/erase 
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cycles and at elevated temperature. A novel leakage current separation technique will be 
applied to differentiate the leakage components in SONOS memory in order to improve 
the retention effectively. In summary, a thick blocking oxide has better retention in fresh 
devices, but not for devices that have undergone program/erase cycling. Its advantage 
also diminishes when the operation temperature goes up to 200oC and the charge loss 
mechanism changes from two dominant components to one dominant component. On the 
other hand, although the thin blocking oxide has relatively inferior retention performance 
at low temperature and in fresh devices, it is more robust to the electrical stress during 
program/erase cycle. The fast operation speed is also an advantage. If the operating 
temperature is as high as 200oC, the thin blocking oxide has eventually the same retention 
performance as the thick blocking oxide.  Therefore, the optimization of blocking oxide 
will depend on the application and operation conditions of the devices.  
 
6. 2 Limitations and Suggestions for Future Work 
 
Even if this work contains a lot of practical and helpful information for advanced 
memory structures, it should be followed by more detailed investigation and study in 
order to satisfy the requirements of the coming ITRS road map. Therefore, it is worthy to 
note the following suggestions for future work.  
The limitation of this thesis is that all the transistors fabricated in the experiment are 
long channel devices with the gate length ranging from 4 μm to 10 μm. The effect of the 
channel length on the memory performance is not discussed. Besides this, our study only 
concentrates on the performance of a single memory transistor cell. The reliability issues 
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related to memory array structures such as threshold voltage distribution, tail bit, and the 
program disturbance have not been dealt with.  
Based on the limitations of this study, we propose the following directions for future 
research and investigation if the fabrication techniques are available： 
1. Although the charge leakage mechanism in a single SONOS memory cell has been 
investigated in this thesis, further studies on the SONOS flash memory retention model 
is still necessary to have a more complete picture, such as the charge trap depth, the 
quantitative description of the charge leakage current and the tunneling barrier height.  
2. The short channel effect for SONOS-type flash memory devices should be 
particularly studied, in order to indicate the scalability of this emerging flash 
memory structure and its capability of fulfilling the ITRS roadmap requirement. 
3. Distribution of the threshold voltage and program disturbance are the important 
reliability concerns for memory arrays. Memory structures proposed in this thesis should 
be further studied in array structures if the fabrication facility allows. 
4. Despite the attractive scaling capability of SONOS devices as discussed in a previous 
chapter, the endurance of SONOS is generally not as good as floating gate memory 
devices. The commercial floating gate memory devices can meet the program/erase 
endurance requirement of 106 cycles. However, normally SONOS type memory can only 
sustain 104cycles. Therefore, improvements in the endurance property of SONOS 
devices are necessary. The failure mechanism of endurance degradation, e.g. the 
degradation of the trapping layer or the tunneling oxide, needs to be analyzed 
theoretically as well as experimentally to find out the solutions for endurance 
improvement. 
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